Blackfin

BlackfinDesigner| Analog Devices

|

Bits| 32-bit
Introduced| 2000; 26 years ago (2000)
Design| RISC
Type| Register-Register
Encoding| Variable (16- or 32-bit general purpose, or 64-bit parallel issue of 1 × 32-bit instruction + 2 × 16-bit instructions)
Branching| Condition code
Endianness| Little
Registers
General purpose| 8 × 32-bit data registers (addressable as 16 × 16-bit half-registers), 2 × 40-bit accumulators, 6 × 32-bit address registers, stack pointer, frame pointer
Blackfin

ADI Blackfin Logo

General Info
Launched| 2008
Discontinued| Present
Marketed by| Analog Devices
Designed by| Analog Devices
Common manufacturer(s)|

* Analog Devices

History

The Blackfin is a family of 16-/32-bit microprocessors developed, manufactured and marketed by Analog Devices. The processors have built-in, fixed-point digital signal processor (DSP) functionality supplied by 16-bit multiply–accumulates (MACs), accompanied on-chip by a microcontroller.[1] It was designed for a unified low-power processor architecture that can run operating systems while simultaneously handling complex numeric tasks such as real-time H.264 video encoding.[2][3]

## Contents

* 1 Architecture details
* 2 Architecture features
* 2.1 Core features
* 2.2 Memory and DMA
* 2.3 Microcontroller features
* 2.4 Media-processing features
* 3 Peripherals
* 4 Development tools
* 5 Supported operating systems, RTOSs and kernels
* 6 See also
* 7 References
* 8 External links

## Architecture details

Blackfin processors use a 32-bit RISC microcontroller programming model on a SIMD architecture, which was co-developed by Intel and Analog Devices, as MSA (Micro Signal Architecture).

The architecture was announced in December 2000, and first demonstrated at the Embedded Systems Conference in June, 2001.

It incorporates aspects of ADI's older SHARC architecture and Intel's XScale architecture into a single core, combining digital signal processing (DSP) and microcontroller functionality. There are many differences in the core architecture between Blackfin/MSA and XScale/ARM or SHARC, but the combination was designed to improve performance, programmability and power consumption over traditional DSP or RISC architecture designs.

The Blackfin architecture encompasses various CPU models, each targeting particular applications.[4] The BF-7xx series, introduced in 2014, comprise the Blackfin+ architecture, which expands on the Blackfin architecture with some new processor features and instructions.

## Architecture features

### Core features

mounted Blackfin BF526 in an Agilent oscilloscope

What is regarded as the Blackfin "core" is contextually dependent. For some applications, the DSP features are central. Blackfin has two 16-bit hardware MACs, two 40-bit ALUs and accumulators, a 40-bit barrel shifter, and four 8-bit video ALUs; Blackfin+ processors add a 32-bit MAC and 72-bit accumulator. This allows the processor to execute up to three instructions per clock cycle, depending on the level of optimization performed by the compiler or programmer. Two nested zero-overhead loops and four circular buffer DAGs (data address generators) are designed to assist in writing efficient code requiring fewer instructions. Other applications use the RISC features, which include memory protection, different operating modes (user, kernel), single-cycle opcodes, data and instruction caches, and instructions for bit test, byte, word, or integer accesses and a variety of on-chip peripherals.

The ISA is designed for a high level of expressiveness, allowing the assembly programmer (or compiler) to optimize an algorithm for the hardware features present. The standard Blackfin assembly language is written using an algebraic syntax: instead of prefix commands used in many other assembly languages.

Other assembly languages| Blackfin assembly language

|

`ld R0, 8[P0]`| `R0 = [P0 + 8]`
`add R0, R1, R2`| `R0 = R1 + R2`
`push R7`| `[SP--] = R7`

### Memory and DMA

The Blackfin uses a byte-addressable, flat memory map. Internal L1 memory, internal L2 memory, external memory and all memory-mapped control registers reside in this 32-bit address space, so that from a programming point of view, the Blackfin has a Von Neumann architecture.

The L1 internal SRAM memory, which runs at the core-clock speed of the device, is based on a Harvard architecture. Instruction memory and data memory are independent and connect to the core via dedicated memory buses, designed for higher sustained data rates between the core and L1 memory.

Portions of instruction and data L1 SRAM can be optionally configured as cache independently.

Certain Blackfin processors also have between 64KB and 256KB of L2 memory. This memory runs slower than the core clock speed. Code and data can be mixed in L2.

Blackfin processors support a variety of external memories including SDRAM, DDR-SDRAM, NOR flash, NAND flash and SRAM. Some Blackfin processors also include mass-storage interfaces such as ATAPI and SD/SDIO. They can support hundreds of megabytes of memory in the external memory space.

Coupled with the core and memory system is a DMA engine that can operate between any of its peripherals and main (or external) memory. The processors typically have a dedicated DMA channel for each peripheral, which is designed for higher throughput for applications that can use it, such as real-time standard-definition (D1) video encoding and decoding.

### Microcontroller features

The architecture of Blackfin contains the usual CPU, memory, and I/O that is found on microprocessors or microcontrollers. These features enable operating systems.

All Blackfin processors contain a Memory Protection Unit (MPU). The MPU provides protection and caching strategies across the entire memory space. The MPU allows Blackfin to support operating systems, RTOSs and kernels like ThreadX, μC/OS-II, or NOMMU Linux. Although the MPU is referred to as a Memory Management Unit (MMU) in the Blackfin documentation, the Blackfin MPU does not provide address translation like a traditional MMU, so it does not support virtual memory or separate memory addresses per process. This is why Blackfin currently can not support operating systems requiring virtual memory such as WinCE or QNX.

Blackfin supports three run-time modes: supervisor, user and emulation. In supervisor mode, all processor resources are accessible from the running process. However, when in user mode, system resources and regions of memory can be protected (with the help of the MPU). In a modern operating system or RTOS, the kernel typically runs in supervisor mode and threads/processes will run in user mode. If a thread crashes or attempts to access a protected resource (memory, peripheral, etc.) an exception will be thrown and the kernel will then be able to shut down the offending thread/process. The official guidance from ADI on how to use the Blackfin in non-OS environments is to reserve the lowest-priority interrupt for general-purpose code so that all software is run in supervisor space.

Blackfin uses a variable-length RISC-like instruction set consisting of 16-, 32- and 64-bit instructions. Commonly used control instructions are encoded as 16-bit opcodes while complex DSP and mathematically intensive functions are encoded as 32- and 64-bit opcodes. This variable length opcode encoding is designed for code density equivalence to modern microprocessor architectures.

### Media-processing features

The Blackfin instruction set contains media-processing extensions to help accelerate pixel-processing operations commonly used in video compression and image compression and decompression algorithms.

## Peripherals

Blackfin processors contain an array of connectivity peripherals, depending on the specific processor:

* ATAPI
* CAN: A wide-area, low-speed serial bus used in some automotive and industrial electronics
* DMA with support for memory-to-memory DMA and peripheral DMA
* EMAC (Ethernet Media Access Controller) with MII and RMII
* External memory: the EBIU (External Bus Interface Unit) can include a controller for SDRAM, Mobile SDRAM, DDR1, DDR2, or LPDDR, and an asynchronous memory controller for SRAM, ROM, flash EPROM, and memory-mapped I/O devices
* GPIO including level-triggered and edge-triggered interrupts
* I²C, also known as TWI (Two-Wire Interface): a lower speed, shared serial bus
* MXVR: a MOST Network Interface Controller
* NAND flash
* PPI: A parallel input/output port that can be used to connect to LCDs, video encoders (video DACs), video decoders (video ADCs), CMOS sensors, CCDs and generic, parallel, high-speed devices. The PPI can run up to 75 MHz and can be configured from 8 to 16-bits wide.
* PWM and timers/counters
* Real time clock
* SD/SDIO
* SPI: a fast serial bus used in some high-speed embedded electronics applications
* SPORT: A synchronous, high speed serial port that can support TDM, I²S and a number of other configurable framing modes for connection to ADCs, DACs, other processors, FPGAs, etc.
* UART: allows for bi-directional communication with RS232 devices (PCs, modems, PC peripherals, etc.), MIDI devices, IRDA devices
* USB 2.0 OTG (On-The-Go)
* Watchdog timer

All of the peripheral control registers are memory-mapped in the normal address space.

## Development tools

Blackfin BF537 EZ-Kit-Lite evaluation platform

ADI provides its own software development toolchains. The original VisualDSP++ IDE is still supported (its last release was 5.1.2 in October 2014; 11 years ago (2014-10)), but is approaching end of life and has not had support added for the new BF6xx and BF7xx processors. The newer toolchain is CrossCore Embedded Studio, which uses supports all Blackfin and Blackfin+ processors using upgraded versions of the same compiler and tools internally, but with a UI based on Eclipse CDT. No free version of either tool is available; a single-user license for VisualDSP++ costs $3500 USD, and CrossCore Embedded Studio $995 USD.

Other options include Green Hills Software's MULTI IDE and the GNU GCC Toolchain for the Blackfin processor family. However, like VisualDSP++, these have not been updated to support the newer BF6xx and BF7xx processors. Moreover, neither support all BF5xx processors. Green Hills MULTI lacks support for BF50x, BF51x, some BF52x, BF547, and BF59x. GCC lacks support for BF50x, BF566, and BF59x, and has incomplete support for BF561.

Blackfin is also supported by National Instruments' LabVIEW Embedded Module, which requires VisualDSP++.

## Supported operating systems, RTOSs and kernels

Several commercial and open-source operating systems support running on Blackfin.

OS/RTOS/Kernels on Blackfin  Title | License | Comments

|
|

ThreadX[5] | Proprietary |
Nucleus | Proprietary |
μC/OS-II[6] | Proprietary |
INTEGRITY[7] | Proprietary |
RTEMS | BSD-2 Clause and Permissive |
RTXC Quadros | Proprietary |
VDK | Proprietary | ADI's real-time kernel. Ships with VisualDSP++.
.NET Micro Framework | Apache License 2.0 | Stand-alone version from Microsoft. Integrated version from AxiomFount.

Blackfin was previously supported by μClinux and later by Linux with the NOMMU feature, but as it was not ever widely used and no longer had a maintainer,[8][9] support was removed from Linux on April 1, 2018; 4.16 was the last release to include Blackfin support.[10][11][12]

## See also

* SHARC
* TigerSHARC

## References

1. ↑ "Blackfin Processor Architecture Overview | Blackfin Processors | Processors and DSP | Analog Devices". http://www.analog.com/en/processors-dsp/Blackfin/processors/Blackfin_architecture/fca.html.
2. ↑ "H.264 BP/MP Encoder". Analog Devices. http://www.analog.com/en/dsp-software/bf_h264_bp_encoder/sw.html.
3. ↑ "H.264 BP/MP Decoder Library". Analog Devices. http://www.analog.com/en/dsp-software/bf_h264_bp_decoder/sw.html.
4. ↑ "Blackfin Processors | Analog Devices". http://www.analog.com/en/processors-dsp/blackfin/products/index.html#blackfin.
5. ↑ "Real-Time Operating Systems for Embedded Development, Real Time System By Express Logic". http://rtos.com/products/threadx/BlackFin.
6. ↑ "Real-Time Kernels". http://micrium.com/rtos/ucosii/ports/.
7. ↑ "INTEGRITY Real-time Operating System". http://www.ghs.com/products/rtos/integrity.html#reliability.
8. ↑ [1] MAINTAINERS: mark arch/blackfin/ and its gubbins as orphaned
9. ↑ [2] RE: MAINTAINERS: mark arch/blackfin/ and its gubbins as orphaned
10. ↑ [3] arch: remove obsolete architecture ports
11. ↑ Simon Sharwood (2018-04-03). "Linux 4.16 arrives, erases eight CPUs". https://www.theregister.co.uk/2018/04/03/linux_4_16_released/.
12. ↑ Arnd Bergmann (2018-04-03). "[GIT PULL arch: remove obsolete architecture ports"]. https://lkml.org/lkml/2018/4/2/72.

## External links

* Blackfin processor website
* Blackfin Processor Programming Reference
* blackfin.uclinux.org Open source tools and Linux kernel for Blackfin
* T2 SDE A build-system supporting the cross compilation to Blackfin

* v
* t
* e

Reduced instruction set computer (RISC) architectures

* IBM 801
* Berkeley RISC
* Stanford MIPS

Active|

* Analog Devices Blackfin
* ARC
* ARM
* AVR
* eSi-RISC
* LatticeMico8
* LatticeMico32
* MIPS
* OpenRISC
* Power ISA
* Renesas M32R
* Renesas SuperH
* Renesas V850
* RISC-V
* Sunway
* SPARC
* Unicore
* Xilinx MicroBlaze
* Xilinx PicoBlaze
* POWER
* PowerPC
* XMOS XCore XS1

Historic|

* Alpha
* AMD Am29000
* Apollo PRISM
* Atmel AVR32
* Clipper
* CRISP
* DEC Prism
* Intel i860
* Intel i960
* Meta
* MIPS-X
* Motorola 88000
* Motorola M·CORE
* PA-RISC
* ROMP

0.00

(0 votes)

Original source: https://en.wikipedia.org/wiki/Blackfin. Read more

|

Retrieved from "https://handwiki.org/wiki/index.php?title=Engineering:Blackfin&oldid=595182"
*[v]: View this template
*[t]: Discuss this template
*[e]: Edit this template