Circuit design language

Short description: Type of netlist

A circuit design language (CDL) is a kind of netlist, a description of an electronic circuit.[1] It is usually automatically generated from a circuit schematic. It is used for electronic circuit simulation and layout versus schematic (LVS) checks. It is similar to SPICE netlists, but with some extensions.

Several vendors such as Cadence Design Systems, Mentor Graphics, and Synopsys support CDL netlists, although their solutions may be proprietary and not readable by competing systems.

## References

1. ↑ Doman, David (2012). Engineering the CMOS Library: Enhancing Digital Design Kits for Competitive Silicon. John Wiley & Sons. p. 256. ISBN 978-1-118-24304-6. https://books.google.com/books?id=XmIEset3uGYC&pg=PA256.

0.00

(0 votes)

Original source: https://en.wikipedia.org/wiki/Circuit design language. Read more

|

Retrieved from "https://handwiki.org/wiki/index.php?title=Engineering:Circuit_design_language&oldid=559309"