Ice Lake (microprocessor)

Short description: Intel microprocessor family launched in 2019

Ice LakeGeneral Info

Launched| September 2019; 6 years ago (September 2019)
Discontinued| July 7, 2021; 4 years ago (2021-07-07)[1]
Marketed by| Intel
Designed by| Intel
Common manufacturer(s)|

* Intel

CPUID code| 703E5
Product code| 80689
Performance
Max. CPU clock rate| 4.1 GHz
DMI speeds| 8 GT/s
Cache
L1 cache| 80 KB per core
(32 instructions + 48 data)
L2 cache| 512 KB per core
L3 cache| Up to 8 MB, shared
Architecture and classification
Min. feature size| Intel 10 nm
Microarchitecture| Sunny Cove
Instruction set| x86-64
Instructions| x86-64
Physical specifications
Cores|

* 2–4

GPU(s)| Gen11
Socket(s)|

* BGA1526

Products, models, variants
Product code name(s)|

* ICL

Brand name(s)|

*     * Core i3
* Core i5
* Core i7
* Xeon D

Variant(s)| Comet Lake (14 nm optimization)
History
Predecessor| Cannon Lake (10 nm process)
Whiskey Lake (14 nm optimization)

Successor| Tiger Lake (10 nm optimization)
Ice Lake-SPGeneral Info

Launched| April 2021
Performance
Max. CPU clock rate| 3.7 GHz
Cache
L1 cache| 80 KB per core
(32 instructions + 48 data)
L2 cache| Up to 50 MB, shared
L3 cache| Up to 60 MB, shared
Architecture and classification
Min. feature size| Intel 10 nm Tri-Gate
Microarchitecture| Sunny Cove
Instruction set| x86-64
Instructions| x86-64
Physical specifications
Cores|

* up to 40

Socket(s)|

* LGA 4189

Products, models, variants
Brand name(s)|

*     * Xeon Silver
* Xeon Gold
* Xeon Platinum
* Xeon W

History
Predecessor| Cascade Lake (14 nm)
Successor| Same generation: Cooper Lake (14 nm, 4S/8S systems)
Next generation: Sapphire Rapids

Ice Lake is Intel's codename for the 10th generation Intel Core mobile and 3rd generation Xeon Scalable server processors based on the Sunny Cove microarchitecture. Ice Lake represents an Architecture step in Intel's process–architecture–optimization model.[2][3][4][5] Produced on the second generation of Intel's 10 nm process, 10 nm+, Ice Lake is Intel's second microarchitecture to be manufactured on the 10 nm process, following the limited launch of Cannon Lake in 2018.[2][6][7][8][9] However, Intel altered their naming scheme in 2020 for the 10 nm process. In this new naming scheme, Ice Lake's manufacturing process is called simply 10 nm, without any appended pluses.[10]

Ice Lake CPUs are sold together with the 14 nm Comet Lake CPUs as Intel's "10th Generation Core" product family.[11] There are no Ice Lake desktop or high-power mobile processors; Comet Lake fulfills this role. Sunny Cove-based Xeon Scalable CPUs (codenamed "Ice Lake-SP") officially launched on April 6, 2021.[12][13] Intel officially launched Xeon W-3300 series workstation processors on July 29, 2021.[14]

Ice Lake's direct successor in mobile is Tiger Lake, a third-generation 10 nm SuperFin processor family using the new Willow Cove microarchitecture and integrated graphics based on the new Intel Xe microarchitecture.[15] Ice Lake-SP was succeeded by Sapphire Rapids, powered by Golden Cove cores.[16] Several mobile Ice Lake CPUs were discontinued on July 7, 2021.[17]

## Contents

* 1 Design history and features
* 1.1 CPU
* 1.2 GPU
* 1.3 Package
* 2 List of Ice Lake CPUs
* 2.1 Ice Lake (mobile)
* 2.2 Ice Lake-SP (Xeon Scalable)
* 2.2.1 Xeon Platinum series
* 2.2.2 Xeon Gold series
* 2.2.3 Xeon Silver series
* 2.2.4 Xeon Bronze series
* 2.3 Workstation processors
* 3 See also
* 4 References

## Design history and features

Ice Lake was designed by Intel Israel's processor design team in Haifa, Israel.[18][19]

Ice Lake is built on the Sunny Cove microarchitecture.[20][21] Intel released details of Ice Lake during Intel Architecture Day in December 2018, stating that the Sunny Cove core Ice Lake would be focusing on single-thread performance, new instructions, and scalability improvements. Intel stated that the performance improvements would be achieved by making the core "deeper, wider, and smarter".[21]

Ice Lake features Intel's Gen11 graphics, increasing the number of execution units to 64, from 24 or 48 in Gen9.5 graphics, achieving over 1 TFLOPS of compute performance.[citation needed] Each execution unit supports 7 threads, meaning that the design has 512 concurrent pipelines. Feeding these execution units is a 3 megabyte L3 cache, a four-fold increase from Gen9.5, alongside the increased memory bandwidth enabled by LPDDR4X on low-power mobile platforms. Gen11 graphics also introduces tile-based rendering and Coarse Pixel Shading (CPS), Intel's implementation of variable-rate shading (VRS). The architecture also includes an all-new HEVC encoder design.[21] On August 1, 2019, Intel released the specifications of Ice Lake -U and -Y CPUs.[22] The Y-series CPUs lost their -Y suffix and m3 naming. Instead, Intel uses a trailing number before the GPU type to indicate their package power; "0" corresponds to 9 W, "5" to 15 W, and "8" to 28 W. Furthermore, the first two numbers in the model number correspond to the generation of the chip, while the third number dictates the family the CPU belongs to (i3, i5, etc.); thus, a 1035G7 would be a 10th generation Core i5 with a package power of 15 watts and a G7 GPU.

Pre-orders for laptops featuring Ice Lake CPUs started in August 2019, followed by shipments in September.[23]

### CPU

* Intel Sunny Cove CPU cores[24]
* On average 18% increase in IPC in comparison to 2015 Skylake running at the same frequency and memory configuration[25][26]
* Dynamic Tuning 2.0 which allows the CPU to stay at turbo frequencies for longer[27][28]
* TAGE-like directional branch predictor (with a global history size of 194 taken branches)[29]
* Hardware acceleration for SHA operations (Secure Hash Algorithms)
* Intel Deep Learning Boost, used for machine learning/artificial intelligence inference acceleration[30][28]
* PCI Express 4.0 on Ice Lake-SP

### GPU

* Gen 11 GPU with up to 64 execution units (From 24 and 48 EU)[31][32]
* 4K at 120 Hz, 5K, 8K display output[33]
* Variable Rate Shading[28][34]
* DisplayPort 1.4a with Display Stream Compression; HDMI 2.0b
* Up to 1.15 TFLOPS of computational performance[citation needed]
* Two HEVC 10-bit encode pipelines, either two 4K 60 Hz RGB/Y′CBCR 4:4:4 streams simultaneously or one 8K 30 Hz Y′CBCR 4:2:2[28]
* VP9 8-bit and 10-bit hardware encoding for all supported platforms as part of Intel Quick Sync Video[35][36][37]
* Integer and nearest neighbor image scaling[38][39]
* 4th Gen IPU[40]

### Package

* 10 nm transistors[10] (originally called 10 nm+ transistors in older naming scheme)[41]
* New memory controller with DDR4 3200 and LPDDR4X 3733 support
* Integrated support for Wi-Fi 6 (802.11ax)
* Thunderbolt 3 support[42]

## List of Ice Lake CPUs

### Ice Lake (mobile)

Processor
branding  | Model  | Cores
(threads)  | CPU clock

(GHz)

| GPU  | L3
cache

(MB)

| TDP

(W)

| cTDP (W)  | Price

(US$)

|
|
|
|
|
|
|
|

Base  | Turbo | Series  | EUs | Max
clock
rate

(GHz)

| up  | down
Core i7  | 1068NG7 | 4 (8)  | 2.3  | 4.1  | Iris Plus | 64  | 1.1  | 8  | 28  |  |  | $426
1065G7 | 1.3  | 3.9  | 15  | 25  | 12
1060NG7 | 1.2  | 3.8  | 10  |  |  |
1060G7 | 1.0  | 9  | 12  |  |
Core i5  | 1038NG7 | 2.0  | 1.05  | 6  | 28  |  |  | $320
1035G7 | 1.2  | 3.7  | 15  | 25  | 12
1035G4 | 1.1  | 48  | $309
1035G1 | 1.0  | 3.6  | UHD | 32  | 13  | $297
1030NG7 | 1.1  | 3.5  | Iris Plus  | 64  | 10  |  |  |
1030G7 | 0.8  | 9  | 12  |  |
1030G4 | 0.7  | 48  |  |
Core i3  | 1005G1 | 2 (4)  | 1.2  | 3.4  | UHD  | 32  | 0.9  | 4  | 15  | 25  | 13  | $281
1000NG4 | 1.1  | 3.2  | Iris Plus  | 48  | 9  |  |  |
1000G4 | 12  | 8  |
1000G1 | UHD  | 32  |
Pentium  | 6805 | 3.0  | 0.85  | 15  |  |  | $161

### Ice Lake-SP (Xeon Scalable)

#### Xeon Platinum series

Template:Cpulist/lake-e

Template:Cpulist/lake-e

Template:Cpulist/lake-e

Template:Cpulist/lake-e

Template:Cpulist/lake-e

Template:Cpulist/lake-e

Template:Cpulist/lake-e

Template:Cpulist/lake-e

Template:Cpulist/lake-e

Template:Cpulist/lake-e

Template:Cpulist/lake-e

#### Xeon Gold series

Model  | Cores
(threads)  | Base clock  | Boost clock
(1-core)  | Boost clock
(All-core)  | L3 cache  | L2 cache  | TDP  | Price (RCP)

|
|
|
|
|
|
|
|

6354 | 18 (36)  | 3.00 GHz  | 3.60 GHz  |  | 39 MB  |  | 205W  | $2445 US
6348 | 28 (56)  | 2.60 GHz  | 3.50 GHz  | 3.40 GHz  | 42 MB  | 35.00 MB  | 235W  | $3072 US
6346 | 16 (32)  | 3.10 GHz  | 3.60 GHz  |  | 36 MB  |  | 205W  | $2300 US
6338N | 32 (64)  | 2.20 GHz  | 3.50 GHz  | 2.70 GHz  | 48 MB  | 40.00 MB  | 185W  | $2795 US
6338T | 24 (48)  | 2.10 GHz  | 3.40 GHz  | 2.70 GHz  | 36 MB  | 30.00 MB  | 165W  | $2742 US
6338 | 32 (64)  | 2.00 GHz  | 3.20 GHz  | 2.60 GHz  | 48 MB  | 40.00 MB  | 205W  | $2612 US
6314U | 32 (64)  | 2.30 GHz  | 3.40 GHz  | 2.90 GHz  | 48 MB  | 40.00 MB  | 205W  | $2600 US
6342 | 24 (48)  | 2.80 GHz  | 3.50 GHz  | 3.30 GHz  | 36 MB  | 30.00 MB  | 230W  | $2529 US
6334 | 8 (16)  | 3.60 GHz  | 3.70 GHz  | 3.60 GHz  | 18 MB  | 10.00 MB  | 165W  | $2214 US
6330N | 28 (56)  | 2.20 GHz  | 3.40 GHz  | 2.60 GHz  | 42 MB  | 35.00 MB  | 165W  | $2029 US
6336Y | 24 (48)  | 2.40 GHz  | 3.60 GHz  | 3.00 GHz  | 36 MB  | 30.00 MB  | 185W  | $1977 US
6330 | 28 (56)  | 2.00 GHz  | 3.10 GHz  | 2.60 GHz  | 42 MB  | 35.00 MB  | 205W  | $1894 US
5318S | 24 (48)  | 2.10 GHz  | 3.40 GHz  | 2.60 GHz  | 36 MB  | 30.00 MB  | 165W  | $1667 US
5320T | 20 (40)  | 2.30 GHz  | 3.50 GHz  |  | 30 MB  |  | 150W  | $1727 US
5320 | 26 (52)  | 2.20 GHz  | 3.40 GHz  | 2.80 GHz  | 39 MB  | 32.50 MB  | 185W  | $1555 US
6312U | 24 (48)  | 2.40 GHz  | 3.60 GHz  | 3.10 GHz  | 36 MB  | 30.00 MB  | 185W  | $1450 US
5318N | 24 (48)  | 2.10 GHz  | 3.40 GHz  | 2.70 GHz  | 36 MB  | 30.00 MB  | 150W  | $1375 US
6326 | 16 (32)  | 2.90 GHz  | 3.50 GHz  | 3.30 GHz  | 24 MB  | 20.00 MB  | 185W  | $1300 US
5318Y | 24 (48)  | 2.00 GHz  | 3.40 GHz  | 2.60 GHz  | 36 MB  | 30.00 MB  | 165W  | $1273 US
5317 | 12 (24)  | 3.00 GHz  | 3.60 GHz  | 3.40 GHz  | 18 MB  | 15.00 MB  | 150W  | $950 US
5315Y | 8 (16)  | 3.20 GHz  | 3.60 GHz  | 3.50 GHz  | 12 MB  | 10.00 MB  | 140W  | $895 US

#### Xeon Silver series

Model  | Cores
(threads)  | Base clock  | Boost clock
(1-core)  | Boost clock
(All-core)  | L3 cache  | L2 cache  | TDP  | Price (RCP)

|
|
|
|
|
|
|
|

4316 | 20 (40)  | 2.30 GHz  | 3.40 GHz  | 2.80 GHz  | 30 MB  | 25.00 MB  | 150W  | $1002 US
4314 | 16 (32)  | 2.40 GHz  | 3.40 GHz  | 2.90 GHz  | 24 MB  | 20.00 MB  | 135W  | $694 US
4310T | 10 (20)  | 2.30 GHz  | 3.40 GHz  | 2.90 GHz  | 15 MB  | 13.75 MB  | 105W  | $555 US
4310 | 12 (24)  | 2.10 GHz  | 3.30 GHz  | 2.70 GHz  | 18 MB  | 12.50 MB  | 120W  | $501 US
4309Y | 8 (16)  | 2.80 GHz  | 3.60 GHz  | 3.40 GHz  | 12 MB  | 10.00 MB  | 105W  | $501 US

#### Xeon Bronze series

There are no bronze series processors in Xeon SP Gen3.

### Workstation processors

"Ice Lake-W3300" (10 nm)

* PCI Express lanes: 64
* Supports up to 16 DIMMs of DDR4 memory, maximum 4 TB.[43]

Template:Cpulist/lake-eTemplate:Cpulist/lake-eTemplate:Cpulist/lake-eTemplate:Cpulist/lake-eTemplate:Cpulist/lake-e Model
number  | Spec
number  | Cores
(threads)  | Frequency  | Turbo Boost
all-core/2.0
(/max. 3.0)  | L2
cache | L3
cache | TDP | Socket  | I/O bus  | Memory | Release date  | Part
number(s)  | Release
price (United States dollar )

|
|
|
|
|
|
|
|
|
|
|
|
|

## See also

* List of Intel CPU microarchitectures
* 10th generation Intel Core
* Comet Lake

## References

1. ↑ Evenden, Ian (July 7, 2021). "Intel Retires Lakefield and 10th Gen Low Power CPUs" (in en-US). https://www.tomshardware.com/news/intel-retires-lakefield.
2. ↑ 2.0 2.1 Bright, Peter (August 15, 2017). "Intel's next generation chip plans: Ice Lake and a slow 10nm transition" (in en-US). https://arstechnica.com/gadgets/2017/08/intels-next-generation-chip-plans-ice-lake-and-a-slow-10nm-transition/.
3. ↑ Cutress, Ian (August 15, 2017). "Intel Officially Reveals Post-8th Generation Core Architecture Code Name: Ice Lake, Built on 10nm+" (in en-US). http://www.anandtech.com/show/11722/intel-reveals-ice-lake-core-architecture-10nm-plus.
4. ↑ Shilov, Anton; Cutress, Ian. "Intel Server Roadmap: 14nm Cooper Lake in 2019, 10nm Ice Lake in 2020" (in en-US). https://www.anandtech.com/show/13194/intel-shows-xeon-2018-2019-roadmap-cooper-lakesp-and-ice-lakesp-confirmed.
5. ↑ Cutress, Ian (March 22, 2016). "Intel's 'Tick-Tock' Seemingly Dead, Becomes 'Process-Architecture-Optimization'" (in en-US). https://www.anandtech.com/show/10183/intels-tick-tock-seemingly-dead-becomes-process-architecture-optimization.
6. ↑ Dave James (May 30, 2017). "Intel Coffee Lake - 8th Gen Core >30% faster than Kaby Lake and here by the holidays". https://www.pcgamesn.com/intel/intel-14nm-coffee-lake-release-date.
7. ↑ Garreffa, Anthony (January 20, 2016). "Intel teases its Ice Lake & Tiger Lake family, 10nm for 2018 and 2019" (in en-US). http://www.tweaktown.com/news/49816/intel-teases-ice-lake-tiger-family-10nm-2018-2019/index.html.
8. ↑ "What's the Name of Intel's Third 10-Nanometer Chip?". 2016-01-18. http://www.fool.com/investing/general/2016/01/18/what-is-the-name-of-intels-third-10-nanometer-chip.aspx.
9. ↑ "Cannon Lake stumbles into the market: The IdeaPad 330-15ICN is the first laptop with a 10-nm-CPU" (in en). Notebookcheck. https://www.notebookcheck.net/Cannon-Lake-stumbles-into-the-market-The-IdeaPad-330-15ICN-is-the-first-laptop-with-a-10-nm-CPU.303330.0.html.
10. ↑ 10.0 10.1 Cutress, Ian (September 25, 2020). "What Products Use Intel 10nm? SuperFin and 10++ Demystified" (in en-US). https://www.anandtech.com/show/16107/what-products-use-intel-10nm-superfin-demystified.
11. ↑ "10th Gen Core: Intel verwirrt mit 1000er- und 10000er-Prozessoren - Golem.de" (in de-DE). https://www.golem.de/news/10th-gen-core-intel-verwirrt-mit-1000er-und-10000er-prozessoren-1908-143309.html.
12. ↑ "Intel Launches Its Most Advanced Performance Data Center Platform". https://www.intel.com/content/www/us/en/newsroom/news/3rd-gen-xeon-scalable-processors.html.
13. ↑ "New Intel Processors Accelerate 5G Network Transformation" (in en-US). https://simplecore.intel.com/newsroom/news/new-intel-processors-accelerate-5g-network-transformation/.
14. ↑ "Intel Announces New Xeon W-3300 Processors". https://www.intel.com/content/www/us/en/newsroom/news/intel-announces-new-xeon-w-3300-processors.html.
15. ↑ Cutress, Ian. "Intel's 11th Gen Core Tiger Lake SoC Detailed: SuperFin, Willow Cove and Xe-LP" (in en-US). https://www.anandtech.com/show/15971/intels-11th-gen-core-tiger-lake-soc-detailed-superfin-willow-cove-and-xelp.
16. ↑ Pirzada, Usman (October 7, 2020). "Intel Sapphire Rapids: MCM Design, 56 Golden Cove Cores, 64GB HBM2 On-Board Memory, Massive IPC Improvement and 400 Watt TDP" (in en-US). https://wccftech.com/intel-sapphire-rapids-mcm-design-56-golden-cove-cores-64gb-hbm2-on-board-memory-massive-ipc-improvement-and-400-watt-tdp/.
17. ↑ Evenden, Ian (July 7, 2021). "Intel Retires Lakefield and 10th Gen Low Power CPUs" (in en-US). https://www.tomshardware.com/news/intel-retires-lakefield.
18. ↑ "Intel launches 10th gen core processor developed in Israel" (in he). Globes. 2019-05-28. https://en.globes.co.il/en/article-intel-launches-10th-gen-core-processor-developed-in-israel-1001287483.
19. ↑ Solomon, Shoshanna (May 28, 2019). "Intel launches new processors that bring AI to the PC, sired by Haifa team" (in en-US). https://www.timesofisrael.com/intel-launches-new-processors-that-bring-ai-to-the-pc-sired-by-haifa-team/.
20. ↑ "5-Level Paging and 5-Level EPT". Intel Corporation. May 2017. https://www.intel.com/content/www/us/en/content-details/671442/5-level-paging-and-5-level-ept-white-paper.html.
21. ↑ 21.0 21.1 21.2 Cutress, Ian (December 12, 2018). "Intel's Architecture Day 2018: The Future of Core, Intel GPUs, 10nm, and Hybrid x86" (in en-US). https://www.anandtech.com/show/13699/intel-architecture-day-2018-core-future-hybrid-x86.
22. ↑ "Intel Launches First 10th Gen Intel Core Processors: Redefining the Next Era of Laptop Experiences" (in en-US). https://newsroom.intel.com/news/intel-launches-first-10th-gen-intel-core-processors-redefining-next-era-laptop-experiences/.
23. ↑ "Dell taking orders for XPS 13 2-in-1 featuring Intel's 10nm Ice Lake" (in en-US). August 11, 2019. https://www.techspot.com/news/81389-dell-taking-orders-xps-13-2-1-featuring.html.
24. ↑ "Sunny Cove - Microarchitectures - Intel - WikiChip" (in en). https://en.wikichip.org/wiki/intel/microarchitectures/sunny_cove.
25. ↑ Schor, David (2019-05-28). "Intel Sunny Cove Core To Deliver A Major Improvement In Single-Thread Performance, Bigger Improvements To Follow" (in en-US). https://fuse.wikichip.org/news/2371/intel-sunny-cove-core-to-deliver-a-major-improvement-in-single-thread-performance-bigger-improvements-to-follow/.
26. ↑ Schor, David (2019-05-28). "Intel Announces 10th Gen Core Processors Based On 10nm Ice Lake, Now Shipping" (in en-US). https://fuse.wikichip.org/news/2370/intel-announces-10th-gen-core-processors-based-on-10nm-ice-lake-now-shipping/.
27. ↑ "Dynamic Tuning - Intel - WikiChip" (in en). https://en.wikichip.org/wiki/intel/dynamic_tuning.
28. ↑ 28.0 28.1 28.2 28.3 Cutress, Ian. "Examining Intel's Ice Lake Processors: Taking a Bite of the Sunny Cove Microarchitecture". https://www.anandtech.com/show/14514/examining-intels-ice-lake-microarchitecture-and-sunny-cove.
29. ↑ Yavarzadeh, Hosein; Taram, Mohammadkazem; Narayan, Shravan; Stefan, Deian; Tullsen, Dean (May 2023). "Half&Half: Demystifying Intel's Directional Branch Predictors for Fast, Secure Partitioned Execution". 2023 IEEE Symposium on Security and Privacy (SP). IEEE. pp. 1220–1237. doi:10.1109/SP46215.2023.10179415. ISBN 978-1-6654-9336-9. https://ieeexplore.ieee.org/document/10179415.
30. ↑ "Intel® Deep Learning Boost" (in en-US). https://www.intel.ai/intel-deep-learning-boost/.
31. ↑ "Intel Processor Graphics Gen11 Architecture". Intel. https://software.intel.com/sites/default/files/managed/db/88/The-Architecture-of-Intel-Processor-Graphics-Gen11_R1new.pdf.
32. ↑ "Developer and Optimization Guide for Intel® Processor Graphics Gen11". https://software.intel.com/en-us/articles/developer-and-optimization-guide-for-intel-processor-graphics-gen11-api.
33. ↑ "Intel Ice Lake 10nm CPU Benchmark Leak Shows More Cache, Higher Performance" (in en-us). HotHardware. 2018-10-23. https://hothardware.com/news/intel-ice-lake-10nm-dual-core-cpu-benchmarks-leak.
34. ↑ Cutress, Dr Ian. "The Ice Lake Benchmark Preview: Inside Intel's 10nm". https://www.anandtech.com/show/14664/testing-intel-ice-lake-10nm.
35. ↑ "Release Media SDK 20.2.1 · Intel-Media-SDK/MediaSDK". https://github.com/Intel-Media-SDK/MediaSDK/releases/tag/intel-mediasdk-20.2.1.
36. ↑ "VP9 encode support from Kaby Lake+ · Issue #630 · intel/media-driver". https://github.com/intel/media-driver/issues/630.
37. ↑ "Feature request: Expose VP9 encode support on Kabylake+ with the iHD driver · Issue #771 · intel/media-driver". https://github.com/intel/media-driver/issues/771.
38. ↑ @IntelGraphics (August 31, 2019). "Our community suggested it and we are...". https://twitter.com/IntelGraphics/status/1167622125412392960.
39. ↑ "Integer Scaling Support on Intel® Graphics". https://www.intel.com/content/www/us/en/developer/articles/technical/integer-scaling-support-on-intel-graphics.html.
40. ↑ "Ice Lake (client) - Microarchitectures - Intel - WikiChip" (in en). https://en.wikichip.org/wiki/intel/microarchitectures/ice_lake_(client).
41. ↑ Sag, Anshel (Jun 19, 2019). "Intel Charts A New Course With 10th Gen Core And Project Athena". https://moorinsightsstrategy.com/intel-charts-a-new-course-with-10th-gen-core-and-project-athena/.
42. ↑ "Intel Takes Steps to Enable Thunderbolt 3 Everywhere, Releases Protocol". https://newsroom.intel.com/news/intel-takes-steps-enable-thunderbolt-3-everywhere-releases-protocol/#gs.19wo3z.
43. ↑ Cutress, Ian (2021-07-29). "Intel Launches Xeon W-3300: Ice Lake for Workstations, up to 38 Cores" (in en). https://www.anandtech.com/show/16822/intel-launches-xeon-w-3300-3365-ice-lake-workstations-38-core. "All the processors will support 64 lanes of PCIe 4.0, 8-channel DDR4-3200 memory (up from 6-channel), and with 256 GB LRDIMMs up to 4 TB per socket (16 modules)."

* v
* t
* e

Intel processors

Discontinued

BCD oriented (4-bit)|

* 4004 (1971)
* 4040 (1974)

pre-x86 (8-bit)|

* 8008 (1972)
* 8080 (1974)
* 8085 (1977)

Early x86 (16-bit)|

* 8086 (1978)
* 8088 (1979)
* 80186 (1982)
* 80188 (1982)
* 80286 (1982)

x87 (external FPUs)|

8/16-bit databus
8087 (1980)
16-bit databus
80187
80287
80387SX
32-bit databus
80387DX
80487

IA-32 (32-bit)|

* 80386
* SX
* 376
* EX
* 80486
* SX
* DX2
* DX4
* SL
* RapidCAD
* OverDrive
* A100/A110
* Celeron (1998)
* M
* D (2004)
* Pentium
* Original P5
* OverDrive
* Pro
* II
* II OverDrive
* III
* 4
* M
* Dual-Core
* some Core
* Solo
* Duo
* Tolapai

x86-64 (64-bit)|

* Celeron
* D
* Dual-Core
* Pentium
* 4
* D
* Extreme Edition
* Dual-Core
* some Core
* 2
* some i7

Other|

CISC
iAPX 432
Itanium
RISC
i860
i960
StrongARM
XScale

Current

IA-32 (32-bit)|

* Atom
* CE
* SoC
* Quark

x86-64 (64-bit)|

* Atom
* CE
* SoC
* Celeron
* Pentium
* Core
* i3
* i5
* i7
* i9
* M
* Xeon
* E3
* E5
* E7
* D
* Phi

Lists

* Celeron
* Pentium
* Pro
* II
* III
* 4
* D
* M
* Core
* Core
* 2
* i3
* i5
* i7
* i9
* M
* Atom
* Xeon
* Itanium

Related

* Tick–tock model
* Chipsets
* GPUs
* GMA
* HD and Iris Graphics
* PCHs
* SCHs
* ICHs
* PIIXs
* Stratix
* Codenames

Microarchitectures

x86|

| P5|

800 nm

600 nm
P54C
350 nm
P54CS
P55C
250 nm
Tillamook

|

P6, Pentium M,
Enhanced Pentium M|

500 nm

350 nm

Klamath
250 nm
Mendocino
Dixon
Tonga
Covington
Deschutes
Katmai
Drake
Tanner
180 nm
Coppermine
Coppermine T
Timna
Cascades
130 nm
Tualatin
Banias
90 nm
Dothan
Stealey
Tolapai
Canmore
65 nm
Yonah
Sossaman

NetBurst|

180 nm
Willamette
Foster
130 nm
Northwood
Gallatin
Prestonia
90 nm
Tejas and Jayhawk
Prescott
Smithfield
Nocona
Irwindale
Cranford
Potomac
Paxville
65 nm
Cedar Mill
Presler
Dempsey
Tulsa

Core|

65 nm
Merom-L
Merom
Conroe-L
Allendale
Conroe
Kentsfield
Woodcrest
Clovertown
Tigerton

45 nm
Penryn
Penryn-QC
Wolfdale
Yorkfield
Wolfdale-DP
Harpertown
Dunnington

Nehalem|

45 nm
Auburndale
Beckton (Nehalem-EX)
Bloomfield
Clarksfield
Gainestown (Nehalem-EP)
Havendale
Jasper Forest
Lynnfield

32 nm
Arrandale
Clarkdale
Gulftown (Westmere-EP)
Westmere-EX

Sandy Bridge|

32 nm
Sandy Bridge
Sandy Bridge-E
Gladden

22 nm
Ivy Bridge
Ivy Bridge-EP
Ivy Bridge-EX

Haswell|

22 nm
Haswell

14 nm
Broadwell

Skylake|

14 nm
Skylake
Kaby Lake (Amber Lake • Whiskey Lake)
Coffee Lake
Cascade Lake
Comet Lake

Palm Cove|

10 nm
Cannon Lake

Sunny Cove|

14 nm
Cooper Lake

10 nm
Ice Lake

Willow Cove|

14 nm
Rocket Lake

10 nm
Tiger Lake
Sapphire Rapids

Golden Cove|

7 nm
Alder Lake
Granite Rapids

Atom|

| Bonnell
Saltwell|

45 nm
Silverthorne
Diamondville
Pineview
Lincroft
Tunnel Creek
Stellarton
Sodaville
Groveland

32 nm
Cedarview
Penwell
Cloverview
Berryville
Centerton

|

Silvermont
Airmont|

22 nm
Valleyview
Tangier
Anniedale

14 nm
Cherryview

Goldmont|

14 nm
Goldmont
Goldmont Plus

Tremont|

10 nm
Tremont
Gracemont

* v
* t
* e

Intel CPU core roadmaps from P6 to Tiger Lake

| Atom (ULV) |  | Feature size |  | x86 |

|
|
|
|
|

Microarchi. | Step | Microarchi. | Step
| 600 nm | P6 | Pentium Pro
(133 MHz)
500 nm | Pentium Pro
(150 MHz)
350 nm | Pentium Pro
(166–200 MHz)
Klamath
250 nm | Deschutes
Katmai |  | NetBurst |
180 nm | Coppermine | Willamette
130 nm | Tualatin | Northwood
Banias |  | NetBurst(HT) |  | NetBurst(×2)
90 nm | Dothan | Prescott | ⇨ | Prescott‑2M | ⇨ | Smithfield
~~Tejas~~ | -> | ⇩ | -> | ~~Cedarmill (Tejas)~~
65 nm | Yonah | ~~Nehalem (NetBurst)~~ |  | Cedar Mill | ⇨ | Presler
Core | Merom | (x86-64) DDR2 \+ DDR3, 4 cores on mainstream desktop
Bonnell | Bonnell | 45 nm | Penryn |
Nehalem | Nehalem | HT reintroduced, integrated MC, PCH,
L3-cache introduced, 256KiB L2-cache/core, DDR3
Saltwell | 32 nm | Westmere | GPU on same package in 45nm, AES-NI introduced
Sandy Bridge | Sandy Bridge | on-die ring bus, GPU on die, no more non-UEFI motherboards, DDR3
Silvermont | Silvermont | 22 nm | Ivy Bridge |
Haswell | Haswell | FIVR, DDR3 \+ DDR3L
Airmont | 14 nm | Broadwell |
Skylake | Skylake | DDR3L \+ DDR4
Goldmont | Goldmont | Kaby Lake |
Coffee Lake | DDR4, 6 cores on mainstream desktop
Amber Lake |
Goldmont Plus | Whiskey Lake |
Coffee Lake Refresh | 8 cores on mainstream desktop
Comet Lake | 10 cores on mainstream desktop
Rocket Lake |
Tremont | Tremont | 10 nm | Cannon Lake |  | Hybrid
Sunny Cove | Ice Lake | 512KiB L2-cache/core | Lakefield
Gracemont | Willow Cove | Tiger Lake | Xe graphics engine |
Golden Cove | ? |  |

* ~~Strike-through~~ indicates cancelled processors
* Bold names are the microarchitecture names
* Italic names are future processors

0.00

(0 votes)

Original source: https://en.wikipedia.org/wiki/Ice Lake (microprocessor). Read more

|

Retrieved from "https://handwiki.org/wiki/index.php?title=Engineering:Ice_Lake_(microprocessor)&oldid=288024"
*[v]: View this template
*[t]: Discuss this template
*[e]: Edit this template