Open Verification Methodology

"OVM" redirects here. For other uses, see OVM (disambiguation).

The Open Verification Methodology (OVM) is a documented methodology with a supporting building-block library for the verification of semiconductor chip designs. The initial version, OVM 1.0, was released in January, 2008,[1] and regular updates expanded its functionality. The last[2] version was OVM 2.1.2, released in January, 2011.

The reuse concepts within the OVM were derived mainly from the Universal Reuse Methodology (URM) which was, to a large part, based on the e Reuse Methodology (ERM) for the e Verification Language developed by Verisity Design in 2001. The OVM also brings in concepts from the Advanced Verification Methodology (AVM). The UVM class library brings much automation to the SystemVerilog language such as sequences and data automation features (packing, copy, compare, etc.). The UVM also has recommendations for code packaging and naming conventions.

## References

1. ↑ OVM 1.0 Announcement
2. ↑ "Open Verification Methodology (OVM) - Verification methodology created from URM and AVM". https://semiengineering.com/knowledge_centers/eda-design/verification/methodology/ovm/.

## External links

* EDA Playground \- run OVM simulations from a web browser (free online IDE)
* OVM Relationship to the UVM

0.00

(0 votes)

Original source: https://en.wikipedia.org/wiki/Open Verification Methodology. Read more

|

Retrieved from "https://handwiki.org/wiki/index.php?title=Engineering:Open_Verification_Methodology&oldid=4279446"