Tremont (microarchitecture)

Short description: CPU microarchitecture

TremontGeneral Info

Product code|

* 80691 (Lakefield)
* 80697 (Jasper Lake)

Architecture and classification
Min. feature size| 10 nm
Instruction set| x86
Instructions| x86-64, Intel 64
Extensions|

* MMX, SSE, SSE2, SSE3, SSSE3, SSE4, SSE4.1, SSE4.2
* AES-NI, RDRAND, CLMUL, SHA
* VT-x, VT-d

Physical specifications
Cores|

* 4–24

Products, models, variants
Model(s)|

*     * Pentium
* Celeron
* Atom

History
Predecessor| Goldmont Plus
Successor| Gracemont[1]

Tremont is a microarchitecture for low-power Atom, Celeron and Pentium Silver branded processors used in systems on a chip (SoCs) made by Intel. It is the successor to Goldmont Plus.[2] Intel officially launched Elkhart Lake platform with 10 nm Tremont core on September 23, 2020.[3] Intel officially launched Jasper Lake platform with 10 nm Tremont core on January 11, 2021.[4]

## Contents

* 1 Design
* 2 Technology
* 3 List of Tremont processors
* 3.1 Mobile processors (Jasper Lake)
* 3.2 Mobile processors (Lakefield)
* 3.3 Server processors (Parker Ridge)
* 3.4 Processors for base transceiver stations (Snow Ridge)
* 3.5 Embedded processors (Elkhart Lake)
* 4 See also
* 5 Notes
* 6 References

## Design

Tremont is the third generation out-of-order low-power Atom microarchitecture designed for the entry level desktop and notebook computers. Tremont is built on the 10 nm manufacturing process and supports up to 24 cores.[5] It includes the Intel Gen11 graphics architecture from Ice Lake.

Tremont microarchitecture provides the following enhancements over Goldmont Plus:

* Enhanced branch-prediction unit.
* Increased capacity with improved path-based conditional and indirect prediction.
* New committed return stack buffer.
* Novel clustered 6-wide out-of-order front-end fetch and decode pipeline.
* Banked ICache with dual 16B reads.
* Two 3-wide decode clusters enabling up to 6 instructions per cycle.
* Deeper back-end out-of-order windows.
* 32 KB[lower-alpha 1] data cache.
* Larger load and store buffers.
* Dual generic load and store execution pipes capable of 2 loads, 2 stores, or 1 load and 1 store per cycle.
* Dedicated integer and vector integer/floating point store data ports.
* New and improved cryptography.
* New Galois-field instructions (GFNI).
* Dual AES units.
* Enhanced SHA-NI implementation.
* Faster PCLMULQDQ.
* Support for user level low-power and low-latency spin-loop instructions UMWAIT/UMONITOR and TPAUSE.

## Technology

* 10 nm manufacturing process
* SoC (System on a chip) architecture
* 3D tri-gate transistor
* 32 KB[lower-alpha 1] L1 data cache, up from 24 KB in Goldmont Plus
* 1.5–4.5 MB shared L2 cache per 4-core cluster, up from 4 MB in Goldmont Plus
* 4 MB shared L3 cache
* Gen 11 GPU[6][7] with DirectX 12, OpenGL 4.6, Vulkan 1.3, OpenGL ES 3.2 and OpenCL 3.0 support.
* 10 W thermal design power (TDP) desktop processors
* 6 W TDP mobile processors

## List of Tremont processors

### Mobile processors (Jasper Lake)

List of mobile processors as follows:[8]

Target
segment  | Cores
(threads)  | Processor
branding & model  | GPU model  | TDP  | SDP  | CPU clock rate | Graphics clock rate  | L2
cache

[MB]

| L3
cache

[MB]

| Release
date  | Price
(USD)

|
|
|
|
|
|
|
|
|
|
|

Base  | Turbo  | Normal  | Turbo
Mobile  | 4 (4)  | Pentium Silver  | N6005 | UHD Graphics | 32 EU  | 10 W  | N/A  | 2.0 GHz  | 3.3 GHz  | 450 MHz  | 900 MHz  | 1.5 MB  | 4 MB  | Q1 2021  |
N6000 | 6 W  | 4.8 W  | 1.1 GHz  | 350 MHz  | 850 MHz  |
Celeron  | N5105 | 24 EU  | 10 W  | N/A  | 2.0 GHz  | 2.9 GHz  | 450 MHz  | 800 MHz  |
N5100 | 6 W  | 4.8 W  | 1.1 GHz  | 2.8 GHz  | 350 MHz  |
N5095 | 16 EU  | 15 W  | N/A  | 2.0 GHz  | 2.9 GHz  | 450 MHz  | 750 MHz  |
2 (2)  | N4505 | 16 EU  | 10 W  | 2.0 GHz  | 2.9 GHz  | 450 MHz  |
N4500 | 6 W  | 4.8 W  | 1.1 GHz  | 2.8 GHz  | 350 MHz  |

### Mobile processors (Lakefield)

Pentacore Lakefield CPU consists of 1 "big" Sunny Cove core and 4 "little" Tremont cores. AVX support on Sunny Cove (still physically present) is disabled to match Tremont core.

Target
segment  | Cores
(threads)  | Processor
branding & model  | GPU model  | TDP  | CPU clock rate | Graphics clock rate  | L2
cache

[MB]

| Release
date  | Price
(USD)

|
|
|
|
|
|
|
|
|

Base  | Turbo  | Normal  | Turbo
Mobile  | 1+4 (5)  | Core i5  | L16G7 | UHD Graphics | 64 EU  | 7 W  | 1.4 GHz  | 3.0 GHz  | 200 MHz  | 500 MHz  | 1.5 + 4
(L3)  | Q2 2020  | $281
Core i3  | L13G4 | UHD Graphics | 48 EU  | 0.8 GHz  | 2.8 GHz

### Server processors (Parker Ridge)

### Processors for base transceiver stations (Snow Ridge)

These processors are exclusively produced for cell phone radio manufacturers and are not available on the open market.

Target
segment  | Cores
(threads)  | Processor
branding & model  | TDP  | CPU Clock rate | L2
cache

[MB]

| Release
date  | Price
(USD)

|
|
|
|
|
|
|

Base
Server  | 24 (24)  | Atom P  | P5962B | Not disclosed  | 2.2 GHz  | 27  | Q1 2020  | Not disclosed.
P5362 | 83 W  | Q2 2022
20 (20)  | P5752 | 74.5 W  | 22.5  | Q2 2022
P5352 | 78 W  | Q2 2022
16 (16)  | P5742 | 67 W  | 18  | Q2 2022
P5342 | 71 W
P5942B | Not disclosed  | Q1 2020
12 (12)  | P5731 | 54.5 W  | 13.5  | Q2 2022
P5332 | 61 W  | Q2 2022
P5931B | Not disclosed  | Q1 2020
8 (8)  | P5721 | 48 W  | 9  | Q2 2022
P5322 | 55 W  | Q2 2022
8 (8)  | P5921B | Not disclosed  | Q1 2020

Source: Intel Atom® Processor P Series Product Specifications

### Embedded processors (Elkhart Lake)

List of embedded processors as follows:[9]

Target
segment  | Cores (threads)  | Processor
branding & model  | GPU

model

| TDP | CPU clock rate  | Graphics clock rate  | L2 cache

[MB]

| Memory | Release date  | Release
price (United States dollar )

|
|
|
|
|
|
|
|
|
|

Base  | Turbo  | Base  | Turbo
Embedded  | 4 (4)  | Pentium  | J6426 | UHD Graphics  | 32 EU  | 10 W  | 1.8 GHz  | 3.0 GHz  | 400 MHz  | 850 MHz  | 1.5 MB  | 4 × LPDDR4X-4267

2 × DDR4-3200

| Q1 2021  |
N6415 | 16 EU  | 6.5 W  | 1.2 GHz  | 350 MHz  | 800 MHz  |
Celeron  | J6413 | 10 W  | 1.8 GHz  | 400 MHz  |
J6412 | 2.0 GHz  | 2.6 GHz  |
2 (2)  | N6211 | 6.5 W  | 1.2 GHz  | 3.0 GHz  | 250 MHz  | 750 MHz  |
4 (4)  | Atom  | x6425RE | 32 EU  | 12 W  | 1.9 GHz  | N/A  | 400 MHz  | N/A  |
x6427FE |
x6425E | 1.8 GHz  | 3.0 GHz  | 500 MHz  | 750 MHz  |
x6413E | 16 EU  | 9 W  | 1.5 GHz  |
x6414RE | N/A  | 400 MHz  | N/A  |
x6416RE | 1.7 GHz  | 450 MHz  | 4 × LPDDR4X-3200

2 × DDR4-3200

| Q1 2023  |
2 (2)  | x6214RE | 6 W  | 1.4 GHz  | 400 MHz  |
x6212RE | 1.2 GHz  | 350 MHz  | 4 × LPDDR4X-4267

2 × DDR4-3200

| Q1 2021  |
x6211E | 3.0 GHz  | 750 MHz  |
x6200FE | N/A  | 4.5 W  | 1.0 GHz  | N/A  | 1 MB  |

## See also

* List of Intel CPU microarchitectures
* List of Intel Pentium processors
* List of Intel Celeron processors
* List of Intel Atom processors
* Atom (system on chip)

## Notes

1. ↑ 1.0 1.1 Transistorized memory, such as RAM, ROM, flash and cache sizes as well as file sizes are specified using binary meanings for K (10241), M (10242), G (10243), ...

## References

1. ↑ "Gracemont". WikiChip.org. https://en.wikichip.org/wiki/intel/microarchitectures/gracemont.
2. ↑ "Intel Introduces Tremont Microarchitecture". https://newsroom.intel.com/news/intel-introduces-tremont-microarchitecture/.
3. ↑ "IoT-Enhanced Processors Increase Performance, AI, Security". https://newsroom.intel.com/news/iot-processors-industrial-edge/.
4. ↑ "CES 2021: Intel Announces Four New Processor Families". https://newsroom.intel.com/news-releases/ces-2021-intel-announces-four-new-processor-families/.
5. ↑ Cutress, Dr Ian. "Intel's new Atom Microarchitecture: The Tremont Core in Lakefield". https://www.anandtech.com/show/15009/intels-new-atom-microarchitecture-the-tremont-core.
6. ↑ https://software.intel.com/sites/default/files/managed/db/88/The-Architecture-of-Intel-Processor-Graphics-Gen11_R1new.pdf [bare URL PDF]
7. ↑ "Developer and Optimization Guide for Intel® Processor Graphics Gen11 API". November 25, 2019. https://software.intel.com/en-us/articles/developer-and-optimization-guide-for-intel-processor-graphics-gen11-api.
8. ↑ "Products formerly Jasper Lake". Intel. https://ark.intel.com/content/www/us/en/ark/products/codename/128823/jasper-lake.html.
9. ↑ "Products formerly Elkhart Lake". https://ark.intel.com/content/www/us/en/ark/products/codename/128825/elkhart-lake.html.

* v
* t
* e

Intel processors

Discontinued

BCD oriented (4-bit)|

* 4004 (1971)
* 4040 (1974)

pre-x86 (8-bit)|

* 8008 (1972)
* 8080 (1974)
* 8085 (1977)

Early x86 (16-bit)|

* 8086 (1978)
* 8088 (1979)
* 80186 (1982)
* 80188 (1982)
* 80286 (1982)

x87 (external FPUs)|

8/16-bit databus
8087 (1980)
16-bit databus
80187
80287
80387SX
32-bit databus
80387DX
80487

IA-32 (32-bit)|

* 80386
* SX
* 376
* EX
* 80486
* SX
* DX2
* DX4
* SL
* RapidCAD
* OverDrive
* A100/A110
* Celeron (1998)
* M
* D (2004)
* Pentium
* Original P5
* OverDrive
* Pro
* II
* II OverDrive
* III
* 4
* M
* Dual-Core
* some Core
* Solo
* Duo
* Tolapai

x86-64 (64-bit)|

* Celeron
* D
* Dual-Core
* Pentium
* 4
* D
* Extreme Edition
* Dual-Core
* some Core
* 2
* some i7

Other|

CISC
iAPX 432
Itanium
RISC
i860
i960
StrongARM
XScale

Current

IA-32 (32-bit)|

* Atom
* CE
* SoC
* Quark

x86-64 (64-bit)|

* Atom
* CE
* SoC
* Celeron
* Pentium
* Core
* i3
* i5
* i7
* i9
* M
* Xeon
* E3
* E5
* E7
* D
* Phi

Lists

* Celeron
* Pentium
* Pro
* II
* III
* 4
* D
* M
* Core
* Core
* 2
* i3
* i5
* i7
* i9
* M
* Atom
* Xeon
* Itanium

Related

* Tick–tock model
* Chipsets
* GPUs
* GMA
* HD and Iris Graphics
* PCHs
* SCHs
* ICHs
* PIIXs
* Stratix
* Codenames

Microarchitectures

x86|

| P5|

800 nm

600 nm
P54C
350 nm
P54CS
P55C
250 nm
Tillamook

|

P6, Pentium M,
Enhanced Pentium M|

500 nm

350 nm

Klamath
250 nm
Mendocino
Dixon
Tonga
Covington
Deschutes
Katmai
Drake
Tanner
180 nm
Coppermine
Coppermine T
Timna
Cascades
130 nm
Tualatin
Banias
90 nm
Dothan
Stealey
Tolapai
Canmore
65 nm
Yonah
Sossaman

NetBurst|

180 nm
Willamette
Foster
130 nm
Northwood
Gallatin
Prestonia
90 nm
Tejas and Jayhawk
Prescott
Smithfield
Nocona
Irwindale
Cranford
Potomac
Paxville
65 nm
Cedar Mill
Presler
Dempsey
Tulsa

Core|

65 nm
Merom-L
Merom
Conroe-L
Allendale
Conroe
Kentsfield
Woodcrest
Clovertown
Tigerton

45 nm
Penryn
Penryn-QC
Wolfdale
Yorkfield
Wolfdale-DP
Harpertown
Dunnington

Nehalem|

45 nm
Auburndale
Beckton (Nehalem-EX)
Bloomfield
Clarksfield
Gainestown (Nehalem-EP)
Havendale
Jasper Forest
Lynnfield

32 nm
Arrandale
Clarkdale
Gulftown (Westmere-EP)
Westmere-EX

Sandy Bridge|

32 nm
Sandy Bridge
Sandy Bridge-E
Gladden

22 nm
Ivy Bridge
Ivy Bridge-EP
Ivy Bridge-EX

Haswell|

22 nm
Haswell

14 nm
Broadwell

Skylake|

14 nm
Skylake
Kaby Lake (Amber Lake • Whiskey Lake)
Coffee Lake
Cascade Lake
Comet Lake

Palm Cove|

10 nm
Cannon Lake

Sunny Cove|

14 nm
Cooper Lake

10 nm
Ice Lake

Willow Cove|

14 nm
Rocket Lake

10 nm
Tiger Lake
Sapphire Rapids

Golden Cove|

7 nm
Alder Lake
Granite Rapids

Atom|

| Bonnell
Saltwell|

45 nm
Silverthorne
Diamondville
Pineview
Lincroft
Tunnel Creek
Stellarton
Sodaville
Groveland

32 nm
Cedarview
Penwell
Cloverview
Berryville
Centerton

|

Silvermont
Airmont|

22 nm
Valleyview
Tangier
Anniedale

14 nm
Cherryview

Goldmont|

14 nm
Goldmont
Goldmont Plus

Tremont|

10 nm
Tremont
Gracemont

* v
* t
* e

Intel CPU core roadmaps from P6 to Tiger Lake

| Atom (ULV) |  | Feature size |  | x86 |

|
|
|
|
|

Microarchi. | Step | Microarchi. | Step
| 600 nm | P6 | Pentium Pro
(133 MHz)
500 nm | Pentium Pro
(150 MHz)
350 nm | Pentium Pro
(166–200 MHz)
Klamath
250 nm | Deschutes
Katmai |  | NetBurst |
180 nm | Coppermine | Willamette
130 nm | Tualatin | Northwood
Banias |  | NetBurst(HT) |  | NetBurst(×2)
90 nm | Dothan | Prescott | ⇨ | Prescott‑2M | ⇨ | Smithfield
~~Tejas~~ | -> | ⇩ | -> | ~~Cedarmill (Tejas)~~
65 nm | Yonah | ~~Nehalem (NetBurst)~~ |  | Cedar Mill | ⇨ | Presler
Core | Merom | (x86-64) DDR2 \+ DDR3, 4 cores on mainstream desktop
Bonnell | Bonnell | 45 nm | Penryn |
Nehalem | Nehalem | HT reintroduced, integrated MC, PCH,
L3-cache introduced, 256KiB L2-cache/core, DDR3
Saltwell | 32 nm | Westmere | GPU on same package in 45nm, AES-NI introduced
Sandy Bridge | Sandy Bridge | on-die ring bus, GPU on die, no more non-UEFI motherboards, DDR3
Silvermont | Silvermont | 22 nm | Ivy Bridge |
Haswell | Haswell | FIVR, DDR3 \+ DDR3L
Airmont | 14 nm | Broadwell |
Skylake | Skylake | DDR3L \+ DDR4
Goldmont | Goldmont | Kaby Lake |
Coffee Lake | DDR4, 6 cores on mainstream desktop
Amber Lake |
Goldmont Plus | Whiskey Lake |
Coffee Lake Refresh | 8 cores on mainstream desktop
Comet Lake | 10 cores on mainstream desktop
Rocket Lake |
Tremont | Tremont | 10 nm | Cannon Lake |  | Hybrid
Sunny Cove | Ice Lake | 512KiB L2-cache/core | Lakefield
Gracemont | Willow Cove | Tiger Lake | Xe graphics engine |
Golden Cove | ? |  |

* ~~Strike-through~~ indicates cancelled processors
* Bold names are the microarchitecture names
* Italic names are future processors

0.00

(0 votes)

Original source: https://en.wikipedia.org/wiki/Tremont (microarchitecture). Read more

|

Retrieved from "https://handwiki.org/wiki/index.php?title=Engineering:Tremont_(microarchitecture)&oldid=278634"
*[v]: View this template
*[t]: Discuss this template
*[e]: Edit this template