Tukwila (processor)

The Itanium 9300 series, code-named Tukwila, is the generation of Intel's Itanium processor family following Itanium 2 and Montecito. It was released on 8 February 2010. It utilizes both multiple processor cores (multi-core) and SMT techniques. The engineers said to be working on this project were from the DEC Alpha project, specifically those who worked on the Alpha 21464 (EV8), which was focused on SMT.

Named for the city of Tukwila, Washington, Tukwila was previously code-named Tanglewood. The original name is also used by the Tanglewood music festival, and Intel renamed the project in late 2003.[1]

The processor has two to four cores per die and up to 24 MB L3 of on-die cache. They are the first batch of processors to contain more than 2 billion transistors on a single die.[2][3] This total is made up as follows:[4]

* core logic — 430 million
* system interface — 157 million
* L3 cache — 1,420 million
* I/O logic — 39 million
* chip total — 2.046 billion

Die size is 21.5×32.5 mm or 698.75 mm².

## Contents

* 1 Xeon compatibility
* 2 Comparison table
* 3 Successor
* 4 References

## Xeon compatibility

It was originally stated that Tukwila and its associated chipset would bring socket compatibility between Intel's Xeon and Itanium processors, by introducing a new interconnect called Intel QuickPath Interconnect (QuickPath, previously known as Common System Interface or CSI). This ultimate endeavor would help reduce product development costs for both Intel and its partners, by allowing for greater reuse of components and manufacturing processes.[5] Tukwila is reported to have four "full" QuickPath links and two "half" links.[6]

Whitefield, the first Xeon processor to feature QuickPath, suffered significant project delays and was cancelled.[7] The first Xeon MP processor to feature QuickPath is Beckton.[8]

The released Itanium 9300-series processors are using a separate socket, LGA 1248, which is incompatible with Xeon processors and motherboards.

## Comparison table

Model  | Cores  | Threads  | Core Clock
(GHz)  | Core Clock with
Intel Turbo Boost (GHz)  | L3 Cache (MiB)  | QPI speed
(GT/s)  | TDP
(watts)  | February 2010 Price  | Comments

|
|
|
|
|
|
|
|
|

9310  | 2  | 4  | 1.6  | N/A  | 10  | 4.8  | 130  | $946  | Low power consumption
9320  | 4  | 8  | 1.33  | 1.46  | 16  | 4.8  | 155  | $1,614  | Value
9330  | 4  | 8  | 1.46  | 1.6  | 20  | 4.8  | 155  | $2,059  | Performance per watt
9340  | 4  | 8  | 1.6  | 1.73  | 20  | 4.8  | 185  | $2,059  | Price performance
9350  | 4  | 8  | 1.73  | 1.86  | 24  | 4.8  | 185  | $3,838  | Performance

## Successor

The successor is code-named Poulson. It was initially slated for a Q4 2009 release and said to have over four cores, most likely eight.[9][10]

In 2009 an Intel representative stated that Intel would maintain a two-year development cycle for Itanium, implying Poulson would be released in Q1 2012.[11]

## References

1. ↑ Michael Kanellos (December 18, 2003). "Intel changes code name of future Itanium". http://news.cnet.com/Intel-changes-code-name-of-future-Itanium/2100-1006_3-5129242.html.
2. ↑ BBC News (February 4, 2008). "Chips pass two billion milestone". http://news.bbc.co.uk/2/hi/technology/7223145.stm.
3. ↑ Sharon Gaudin (2008-02-04). "Intel squeezes 2 billion transistors onto new Itanium chip". Computerworld. http://www.computerworld.com/action/article.do?command=viewArticleBasic&articleId=9060900&intsrc=hm_list. Retrieved 2008-02-05.
4. ↑ Intel shows off Tukwila, first 2 billion transistor CPU
5. ↑ "Intel Changes CPU Road Map". PC World. October 25, 2005. http://www.pcworld.com/news/article/0,aid,123190,00.asp.
6. ↑ "Intel's Tukwila Confirmed to be Quad Core". 5 May 2006. http://www.realworldtech.com/page.cfm?NewsID=361&section=news&date=05-05-2006#361.
7. ↑ "Intel's CSI to outperform AMD's Hypertransport". 12 December 2005. https://www.theregister.co.uk/2005/12/12/intel_csi_low/.
8. ↑ Ng, Jansen (10 February 2009). "Intel Aims for Efficiency With New Server Roadmap". DailyTech. http://www.dailytech.com/Intel+Aims+for+Efficiency+With+New+Server+Roadmap/article14224.htm.
9. ↑ Intel Server and Workstation Roadmap Image
10. ↑ Ashlee Vance (11 July 2008). "IBM's eight-core Power7 chip to clock in at 4.0GHz". The Register.
11. ↑ "Intel ahead of schedule with new Xeon server chips". Computerworld. 2009-09-22. http://www.computerworld.com/s/article/9138420/Intel_ahead_of_schedule_with_new_Xeon_server_chips.

* v
* t
* e

Intel processors

Discontinued

BCD oriented (4-bit)|

* 4004 (1971)
* 4040 (1974)

pre-x86 (8-bit)|

* 8008 (1972)
* 8080 (1974)
* 8085 (1977)

Early x86 (16-bit)|

* 8086 (1978)
* 8088 (1979)
* 80186 (1982)
* 80188 (1982)
* 80286 (1982)

x87 (external FPUs)|

8/16-bit databus
8087 (1980)
16-bit databus
80187
80287
80387SX
32-bit databus
80387DX
80487

IA-32 (32-bit)|

* 80386
* SX
* 376
* EX
* 80486
* SX
* DX2
* DX4
* SL
* RapidCAD
* OverDrive
* A100/A110
* Celeron (1998)
* M
* D (2004)
* Pentium
* Original P5
* OverDrive
* Pro
* II
* II OverDrive
* III
* 4
* M
* Dual-Core
* some Core
* Solo
* Duo
* Tolapai

x86-64 (64-bit)|

* Celeron
* D
* Dual-Core
* Pentium
* 4
* D
* Extreme Edition
* Dual-Core
* some Core
* 2
* some i7

Other|

CISC
iAPX 432
Itanium
RISC
i860
i960
StrongARM
XScale

Current

IA-32 (32-bit)|

* Atom
* CE
* SoC
* Quark

x86-64 (64-bit)|

* Atom
* CE
* SoC
* Celeron
* Pentium
* Core
* i3
* i5
* i7
* i9
* M
* Xeon
* E3
* E5
* E7
* D
* Phi

Lists

* Celeron
* Pentium
* Pro
* II
* III
* 4
* D
* M
* Core
* Core
* 2
* i3
* i5
* i7
* i9
* M
* Atom
* Xeon
* Itanium

Related

* Tick–tock model
* Chipsets
* GPUs
* GMA
* HD and Iris Graphics
* PCHs
* SCHs
* ICHs
* PIIXs
* Stratix
* Codenames

Microarchitectures

x86|

| P5|

800 nm

600 nm
P54C
350 nm
P54CS
P55C
250 nm
Tillamook

|

P6, Pentium M,
Enhanced Pentium M|

500 nm

350 nm

Klamath
250 nm
Mendocino
Dixon
Tonga
Covington
Deschutes
Katmai
Drake
Tanner
180 nm
Coppermine
Coppermine T
Timna
Cascades
130 nm
Tualatin
Banias
90 nm
Dothan
Stealey
Tolapai
Canmore
65 nm
Yonah
Sossaman

NetBurst|

180 nm
Willamette
Foster
130 nm
Northwood
Gallatin
Prestonia
90 nm
Tejas and Jayhawk
Prescott
Smithfield
Nocona
Irwindale
Cranford
Potomac
Paxville
65 nm
Cedar Mill
Presler
Dempsey
Tulsa

Core|

65 nm
Merom-L
Merom
Conroe-L
Allendale
Conroe
Kentsfield
Woodcrest
Clovertown
Tigerton

45 nm
Penryn
Penryn-QC
Wolfdale
Yorkfield
Wolfdale-DP
Harpertown
Dunnington

Nehalem|

45 nm
Auburndale
Beckton (Nehalem-EX)
Bloomfield
Clarksfield
Gainestown (Nehalem-EP)
Havendale
Jasper Forest
Lynnfield

32 nm
Arrandale
Clarkdale
Gulftown (Westmere-EP)
Westmere-EX

Sandy Bridge|

32 nm
Sandy Bridge
Sandy Bridge-E
Gladden

22 nm
Ivy Bridge
Ivy Bridge-EP
Ivy Bridge-EX

Haswell|

22 nm
Haswell

14 nm
Broadwell

Skylake|

14 nm
Skylake
Kaby Lake (Amber Lake • Whiskey Lake)
Coffee Lake
Cascade Lake
Comet Lake

Palm Cove|

10 nm
Cannon Lake

Sunny Cove|

14 nm
Cooper Lake

10 nm
Ice Lake

Willow Cove|

14 nm
Rocket Lake

10 nm
Tiger Lake
Sapphire Rapids

Golden Cove|

7 nm
Alder Lake
Granite Rapids

Atom|

| Bonnell
Saltwell|

45 nm
Silverthorne
Diamondville
Pineview
Lincroft
Tunnel Creek
Stellarton
Sodaville
Groveland

32 nm
Cedarview
Penwell
Cloverview
Berryville
Centerton

|

Silvermont
Airmont|

22 nm
Valleyview
Tangier
Anniedale

14 nm
Cherryview

Goldmont|

14 nm
Goldmont
Goldmont Plus

Tremont|

10 nm
Tremont
Gracemont

0.00

(0 votes)

Original source: https://en.wikipedia.org/wiki/Tukwila (processor). Read more

|

Retrieved from "https://handwiki.org/wiki/index.php?title=Engineering:Tukwila_(processor)&oldid=232857"
*[v]: View this template
*[t]: Discuss this template
*[e]: Edit this template