Yonah (microprocessor)

Short description: Code name of Intel's first generation 65 nm process CPU cores

Yonah

Core Duo U2500 in BGA packaging

General Info
Launched| 2006
Discontinued| 2008
Marketed by| Intel
Designed by| Intel
Common manufacturer(s)|

* Intel

CPUID code| 06Ex
Product code|

* 80538 (single-core)
* 80539 (dual-core)

Performance
Max. CPU clock rate| 1.06 GHz to 2.33 GHz
FSB speeds| 533 MT/s to 667 MT/s
Cache
L1 cache| 32 KB instruction, 32 KB data per core
L2 cache| 2 MB, shared
Architecture and classification
Application| Mobile
Min. feature size| 65 nm
Microarchitecture| Enhanced Pentium M
Instruction set| x86
Physical specifications
Cores|

* 1–2

Package(s)|

* FC-BGA 479

Socket(s)|

* Socket M

Products, models, variants
Brand name(s)|

* Mobile Celeron 4xx
* Mobile Pentium Dual-Core T2xxx
* Core Duo T2xxx
* Core Duo L2xxx
* Core Duo U2xxx
* Core Solo T1xxx
* Core Solo U1xxx
* Mobile Xeon LV/ULV

History
Predecessor| Dothan
Successor| Merom

Yonah is the code name of Intel's first generation 65 nm process CPU cores, based on cores of the earlier Banias (130 nm) / Dothan (90 nm) Pentium M microarchitecture. Yonah CPU cores were used within Intel's Core Solo and Core Duo mobile microprocessor products. SIMD performance on Yonah improved through the addition of SSE3 instructions and improvements to SSE and SSE2 implementations; integer performance decreased slightly due to higher latency cache. Additionally, Yonah included support for the NX bit.

## Contents

* 1 Models and brand names
* 2 Technical specifications
* 3 Advantages and shortcomings
* 4 See also
* 5 References
* 6 External links

## Models and brand names

The Intel Core Duo brand referred to a low-power (less than 25 watts) dual-core microprocessor, which offered lower power operation than the competing AMD Opteron 260 and 860 HE at 55 watts. Core Duo was released on January 5, 2006, with the other components of the Napa platform. It was the first Intel processor to be used in Apple Macintosh products (although the Apple Developer Transition Kit machines, non-production units distributed to some developers, used Pentium 4 processors).[1]

There were two variants and one derivative of the Yonah, which did not bear the "Intel Core" brand name:

* A dual-core (server) derivative, code-named Sossaman, was released on March 14, 2006, as the Xeon (branded) LV (low-voltage). The Sossaman differed from the Yonah only in its support for dual-socket configurations (two CPUs providing a total of four cores per motherboard, like AMD Quad FX), and implementation of 36-bit memory addressing (PAE mode).
* A single-core variant, code-named Yonah-1024, was released as the Celeron (branded) M 400 series CPUs. It was largely identical to the Core Solo branded Yonah, except that it only had half the L2 cache and did not support SpeedStep and Intel VT-x.
* Another dual-core variant of Yonah was branded as Pentium Dual-Core T2060, T2080, and T2130 mobile CPUs with Intel VT-x support.[2]

Brand (main article) | Model (list) | Cores | L2 Cache | TDP

|
|
|
|

Core Duo | T2xxx | 2 | 2 MB | 31 W
L2xxx | 15 W
U2xxx | 9 W
Core Solo | T1xxx | 1 | 2 MB | 27-31 W
U1xxx | 5.5-6 W
Pentium Dual-Core | T2xxx | 2 | 1 MB | 31 W
Celeron | M 215 | 1 | 512 KB | 27 W
M 4x0 | 1 MB | 27 W
M 4x3 | 5.5 W

## Technical specifications

Core Duo contains 151 million transistors, including the shared 2 MB L2 cache. Yonah's execution core contains a 12-stage pipeline, forecast to eventually be able to run at a maximum frequency of 2.33-2.50 GHz. The communication between the L2 cache and both execution cores is handled by a bus unit controller through arbitration, which reduces cache coherency traffic over the FSB, at the expense of raising the core-to-L2 latency from 10 clock cycles (in the Dothan Pentium M) to 14 clock cycles. The increase in clock frequency offsets the impact of the increased clock cycle latency. The power management components of the core features improved grained thermal control, as well as independent scaling of power between the two cores, resulting in very efficient management of power.

Core processors communicate with the system chipset over a 667 MT/s front side bus (FSB), up from 533 MT/s used by the fastest Pentium M. T2050 & T2250 have also appeared in OEM systems as a low-cost option with a lower 533 MT/s FSB and no Intel VT-x.

Yonah is supported by the 945GM, 945PM, 945GT, 965GM, 965PM, and 965GT system chipsets. Core Duo and Core Solo use Socket M, but due to pin arrangement and new chipset functions are not compatible with any previous Pentium M motherboard.

Contrary to early reports, the Intel Core Duo supports Intel VT-x x86 virtualization, except in the T2300E model and proprietary T2050/T2150/T2250 mounted by OEMs (cf. the Intel Centrino Duo Mobile Technology Performance Brief and Intel's Processor Number Feature Table). The Intel Pentium Dual-Core processors do not have this feature,[3] except for the T2060, T2080, and T2130 mobile CPUs. However some vendors (including HP) chose to disable this feature,[4][5] with others making it available through a BIOS option.[6]

The T2300E was later introduced as a replacement for the T2300. It has dropped support for Intel VT-x. Early Intel specifications mistakenly claimed a halving of the Thermal Design Power.

Intel 64 (Intel's x86-64 implementation) is not supported by Yonah. However, Intel 64 support is integrated in Yonah's successor, the mobile version of Core 2, code-named Merom.

## Advantages and shortcomings

The Duo version of Intel Core (Yonah) includes two computational cores, providing performance per watt almost as good as any previous single core Intel processors. In battery-operated devices such as notebook computers, this translates to getting as much total work done per battery charge as with older computers, although the same total work may be done faster. When parallel computations and multiprocessing are able to utilize both cores, the Intel Core Duo delivers much higher peak speed compared to the single-core chips previously available for mobile devices. However, Core (Yonah) did not make any further improvements to single threaded processing performance over Dothan beyond before-mentioned SSE unit enhancements, and it was still only a 32-bit architecture, which proved to be particularly limiting for its server-oriented Sossaman derivative as x86-64 operating systems and software became increasingly prevalent.[citation needed]

According to Mobile Roadmaps from 2005, Intel's Yonah project originally focused more on reducing the power consumption of its P6-based Pentium M processor and aimed to reduce it by 50% for Intel Core (Yonah). Despite being less power efficient, Intel continued to market the NetBurst-based Mobile Pentium 4 processors for high performance applications until the Yonah project succeeded in extracting higher performance from its lower-power design. The Intel Core Duo's inclusion of two highly efficient cores on one chip can provide better performance than a Mobile Pentium 4 core, and with much better power-efficiency.

On July 27, 2006, Intel's Core 2 processors were released, which offered x86-64 compatibility and eventually displaced Yonah in production.

## See also

* Intel Core
* Merom
* Centrino
* List of Intel Core microprocessors
* List of Macintosh models grouped by CPU type

## References

1. ↑ Marsal, Katie (June 23, 2005). "Inside Apple's Intel-based Dev Transition Kit (Photos)". AppleInsider. http://www.appleinsider.com/article.php?id=1146.
2. ↑ "Intel® Virtualization Technology List". Intel corp. http://ark.intel.com/VTList.aspx#41878.
3. ↑ "Intel product specifications". https://www.intel.com/content/www/us/en/ark.html.
4. ↑ "HP Disables VT On Some Intel Laptops". Slashdot. January 16, 2007. http://hardware.slashdot.org/article.pl?sid=07/01/16/2222224.
5. ↑ Persson, Jana (August 15, 2006). "nw8440 - VT disabled in bios". Hewlett-Packard. http://forums1.itrc.hp.com/service/forums/bizsupport/questionanswer.do?threadId=1051601.
6. ↑ "FAQ - KVM". http://www.linux-kvm.org/page/FAQ#.22KVM:_disabled_by_BIOS.22_error.

## External links

* Intel Core Duo Web page
* Intel Core Solo Web page
* Processor comparison table
* Intel Core technical specifications
* techPowerUp! CPU Database
* Tested against AMD's 64 X2 line and Intel's own Pentium M
* Intel Centrino Duo Mobile Technology papers

* v
* t
* e

Intel processors

Discontinued

BCD oriented (4-bit)|

* 4004 (1971)
* 4040 (1974)

pre-x86 (8-bit)|

* 8008 (1972)
* 8080 (1974)
* 8085 (1977)

Early x86 (16-bit)|

* 8086 (1978)
* 8088 (1979)
* 80186 (1982)
* 80188 (1982)
* 80286 (1982)

x87 (external FPUs)|

8/16-bit databus
8087 (1980)
16-bit databus
80187
80287
80387SX
32-bit databus
80387DX
80487

IA-32 (32-bit)|

* 80386
* SX
* 376
* EX
* 80486
* SX
* DX2
* DX4
* SL
* RapidCAD
* OverDrive
* A100/A110
* Celeron (1998)
* M
* D (2004)
* Pentium
* Original P5
* OverDrive
* Pro
* II
* II OverDrive
* III
* 4
* M
* Dual-Core
* some Core
* Solo
* Duo
* Tolapai

x86-64 (64-bit)|

* Celeron
* D
* Dual-Core
* Pentium
* 4
* D
* Extreme Edition
* Dual-Core
* some Core
* 2
* some i7

Other|

CISC
iAPX 432
Itanium
RISC
i860
i960
StrongARM
XScale

Current

IA-32 (32-bit)|

* Atom
* CE
* SoC
* Quark

x86-64 (64-bit)|

* Atom
* CE
* SoC
* Celeron
* Pentium
* Core
* i3
* i5
* i7
* i9
* M
* Xeon
* E3
* E5
* E7
* D
* Phi

Lists

* Celeron
* Pentium
* Pro
* II
* III
* 4
* D
* M
* Core
* Core
* 2
* i3
* i5
* i7
* i9
* M
* Atom
* Xeon
* Itanium

Related

* Tick–tock model
* Chipsets
* GPUs
* GMA
* HD and Iris Graphics
* PCHs
* SCHs
* ICHs
* PIIXs
* Stratix
* Codenames

Microarchitectures

x86|

| P5|

800 nm

600 nm
P54C
350 nm
P54CS
P55C
250 nm
Tillamook

|

P6, Pentium M,
Enhanced Pentium M|

500 nm

350 nm

Klamath
250 nm
Mendocino
Dixon
Tonga
Covington
Deschutes
Katmai
Drake
Tanner
180 nm
Coppermine
Coppermine T
Timna
Cascades
130 nm
Tualatin
Banias
90 nm
Dothan
Stealey
Tolapai
Canmore
65 nm
Yonah
Sossaman

NetBurst|

180 nm
Willamette
Foster
130 nm
Northwood
Gallatin
Prestonia
90 nm
Tejas and Jayhawk
Prescott
Smithfield
Nocona
Irwindale
Cranford
Potomac
Paxville
65 nm
Cedar Mill
Presler
Dempsey
Tulsa

Core|

65 nm
Merom-L
Merom
Conroe-L
Allendale
Conroe
Kentsfield
Woodcrest
Clovertown
Tigerton

45 nm
Penryn
Penryn-QC
Wolfdale
Yorkfield
Wolfdale-DP
Harpertown
Dunnington

Nehalem|

45 nm
Auburndale
Beckton (Nehalem-EX)
Bloomfield
Clarksfield
Gainestown (Nehalem-EP)
Havendale
Jasper Forest
Lynnfield

32 nm
Arrandale
Clarkdale
Gulftown (Westmere-EP)
Westmere-EX

Sandy Bridge|

32 nm
Sandy Bridge
Sandy Bridge-E
Gladden

22 nm
Ivy Bridge
Ivy Bridge-EP
Ivy Bridge-EX

Haswell|

22 nm
Haswell

14 nm
Broadwell

Skylake|

14 nm
Skylake
Kaby Lake (Amber Lake • Whiskey Lake)
Coffee Lake
Cascade Lake
Comet Lake

Palm Cove|

10 nm
Cannon Lake

Sunny Cove|

14 nm
Cooper Lake

10 nm
Ice Lake

Willow Cove|

14 nm
Rocket Lake

10 nm
Tiger Lake
Sapphire Rapids

Golden Cove|

7 nm
Alder Lake
Granite Rapids

Atom|

| Bonnell
Saltwell|

45 nm
Silverthorne
Diamondville
Pineview
Lincroft
Tunnel Creek
Stellarton
Sodaville
Groveland

32 nm
Cedarview
Penwell
Cloverview
Berryville
Centerton

|

Silvermont
Airmont|

22 nm
Valleyview
Tangier
Anniedale

14 nm
Cherryview

Goldmont|

14 nm
Goldmont
Goldmont Plus

Tremont|

10 nm
Tremont
Gracemont

0.00

(0 votes)

Original source: https://en.wikipedia.org/wiki/Yonah (microprocessor). Read more

|

Retrieved from "https://handwiki.org/wiki/index.php?title=Engineering:Yonah_(microprocessor)&oldid=3231729"
*[v]: View this template
*[t]: Discuss this template
*[e]: Edit this template