PowerPC

Short description: RISC instruction set architecture by AIM alliance

PowerPC

Designer| AIM
Bits| 32-bit/64-bit (32 → 64)
Introduced| October 1992; 33 years ago (1992-10)
Version| 2.02[1]
Design| RISC
Type| Load–store
Encoding| Fixed/Variable (Book E)
Branching| Condition code
Endianness| Big/Bi
Extensions| AltiVec, PowerPC-AS, APU
Registers
General purpose| 32
Floating point| 32
Vector| 32 (with AltiVec)
IBM PowerPC 601 microprocessor

PowerPC (with the backronym Performance Optimization With Enhanced RISC – Performance Computing, sometimes abbreviated as PPC) is a reduced instruction set computer (RISC) instruction set architecture (ISA) created by the 1991 Apple–IBM–Motorola alliance, known as AIM. PowerPC, as an evolving instruction set, has been named Power ISA since 2006, while the old name lives on as a trademark for some implementations of Power Architecture–based processors.

PowerPC was the cornerstone of AIM's PReP and Common Hardware Reference Platform (CHRP) initiatives in the 1990s. Originally intended for personal computers, the architecture is well known for being used by Apple's Power Macintosh, PowerBook, iMac, iBook, eMac, and Xserve lines from 1994 until 2005, when Apple migrated to Intel's x86. It has since become a niche in personal computers, but remains popular for embedded and high-performance processors. Its use in 7th generation of video game consoles and embedded applications provide an array of uses, including satellites, and the Curiosity and Perseverance rovers on Mars. In addition, PowerPC CPUs are still used in AmigaOne and third party AmigaOS 4 personal computers.

PowerPC is largely based on the earlier IBM POWER architecture, and retains a high level of compatibility with it; the architectures have remained close enough that the same programs and operating systems will run on both if some care is taken in preparation; newer chips in the Power series use the Power ISA.

## Contents

* 1 History
* 1.1 Apple and Motorola involvement
* 1.2 Operating systems
* 1.3 Breakup of AIM
* 1.4 Generations
* 2 Design features
* 2.1 Endian modes
* 3 Implementations
* 4 Operating systems
* 4.1 Operating systems with native support
* 4.2 Embedded
* 5 Licensees
* 5.1 32-bit PowerPC
* 5.2 64-bit PowerPC
* 5.3 Game consoles
* 5.4 Desktop computers
* 5.5 Embedded applications
* 6 See also
* 7 References
* 8 Further reading
* 9 External links

## History

The history of RISC began with IBM's 801 research project, on which John Cocke was the lead developer, where he developed the concepts of RISC in 1975–78. 801-based microprocessors were used in a number of IBM embedded products, eventually becoming the 16-register IBM ROMP processor used in the IBM RT PC. The RT PC was a rapid design implementing the RISC architecture. Between the years of 1982 and 1984, IBM started a project to build the fastest microprocessor on the market; this new 32-bit architecture became referred to as the America Project throughout its development cycle, which lasted for approximately 5–6 years. The result is the POWER instruction set architecture, introduced with the RISC System/6000 in early 1990.

The original POWER microprocessor, one of the first superscalar RISC implementations, is a high performance, multi-chip design. IBM soon realized that a single-chip microprocessor was needed in order to scale its RS/6000 line from lower-end to high-end machines. Work began on a one-chip POWER microprocessor, designated the RSC (RISC Single Chip). In early 1991, IBM realized its design could potentially become a high-volume microprocessor used across the industry.

### Apple and Motorola involvement

Apple had already realized the limitations and risks of its dependency upon a single CPU vendor at a time when Motorola was falling behind on delivering the 68040 CPU. Furthermore, Apple had conducted its own research and made an experimental quad-core CPU design called Aquarius,[2]: 86–90 which convinced the company's technology leadership that the future of computing was in the RISC methodology.[2]: 287–288 IBM approached Apple with the goal of collaborating on the development of a family of single-chip microprocessors based on the POWER architecture. Soon after, Apple, being one of Motorola's largest customers of desktop-class microprocessors,[3] asked Motorola to join the discussions due to their long relationship, Motorola having had more extensive experience with manufacturing high-volume microprocessors than IBM, and to form a second source for the microprocessors. This three-way collaboration between Apple, IBM, and Motorola became known as the AIM alliance.

In 1991, the PowerPC was just one facet of a larger alliance among these three companies. At the time, most of the personal computer industry was shipping systems based on the Intel 80386 and 80486 chips, which have a complex instruction set computer (CISC) architecture, and development of the Pentium processor was well underway. The PowerPC chip was one of several joint ventures involving the three alliance members, in their efforts to counter the growing Microsoft-Intel dominance of personal computing.

For Motorola, POWER looked like an unbelievable deal. It allowed the company to sell a widely tested and powerful RISC CPU for little design cash on its own part. It also maintained ties with an important customer, Apple, and seemed to offer the possibility of adding IBM too, which might buy smaller versions from Motorola instead of making its own.

At this point Motorola already had its own RISC design in the form of the 88000, which was doing poorly in the market. Motorola was doing well with its 68000 family and the majority of the funding was focused on this. The 88000 effort was somewhat starved for resources.

The 88000 was already in production, however; Data General was shipping 88000 machines and Apple already had 88000 prototype machines running. The 88000 had also achieved a number of embedded design wins in telecom applications. If the new POWER one-chip version could be made bus-compatible at a hardware level with the 88000, that would allow both Apple and Motorola to bring machines to market far faster since they would not have to redesign their board architecture.

The result of these various requirements is the PowerPC (performance computing) specification. The differences between the earlier POWER instruction set and that of PowerPC is outlined in Appendix E of the manual for PowerPC ISA v.2.02.[1]

### Operating systems

Since 1991, IBM had a long-standing desire for a unifying operating system that would simultaneously host all existing operating systems as personalities upon one microkernel. From 1991 to 1995, the company designed and aggressively evangelized what would become Workplace OS, primarily targeting PowerPC.[2]: 290–291

When the first PowerPC products reached the market, they were met with enthusiasm. In addition to Apple, both IBM and the Motorola Computer Group offered systems built around the processors. Microsoft released Windows NT 3.51 for the architecture, which was used in Motorola's PowerPC servers, and Sun Microsystems offered a version of its Solaris OS. IBM ported its AIX Unix. Workplace OS featured a new port of OS/2 (with Intel emulation for application compatibility), pending a successful launch of the PowerPC 620. Throughout the mid-1990s, PowerPC processors achieved benchmark test scores that matched or exceeded those of the fastest x86 CPUs.

Ultimately, demand for the new architecture on the desktop never truly materialized. Windows, OS/2, and Sun customers, faced with the lack of application software for the PowerPC, almost universally ignored the chip. IBM's Workplace OS platform (and thus, OS/2 for PowerPC) was summarily canceled upon its first developers' release in December 1995 due to the simultaneous buggy launch of the PowerPC 620. The PowerPC versions of Solaris and Windows were discontinued after only a brief period on the market. Only on the Macintosh, due to Apple's persistence, did the PowerPC gain traction. To Apple, the performance of the PowerPC was a bright spot in the face of increased competition from Windows 95 and Windows NT-based PCs.

With the cancellation of Workplace OS, the general PowerPC platform (especially AIM's Common Hardware Reference Platform) was instead seen as a hardware-only compromise to run many operating systems one at a time upon a single unifying vendor-neutral hardware platform.[2]: 287–288

In parallel with the alliance between IBM and Motorola, both companies had development efforts underway internally. The PowerQUICC line was the result of this work inside Motorola. The 4xx series of embedded processors was underway inside IBM. The IBM embedded processor business grew to nearly US$100 million in revenue and attracted hundreds of customers.

> The development of the PowerPC is centered at an Austin, Texas, facility called the Somerset Design Center. The building is named after the site in Arthurian legend where warring forces put aside their swords, and members of the three teams that staff the building say the spirit that inspired the name has been a key factor in the project's success thus far.

> Part of the culture here is not to have an IBM or Motorola or Apple culture, but to have our own.

### Breakup of AIM

A schematic showing the evolution of the different POWER, PowerPC and Power ISAs

Toward the close of the decade, manufacturing issues began plaguing the AIM alliance in much the same way they did Motorola, which consistently pushed back deployments of new processors for Apple and other vendors: first from Motorola in the 1990s with the PowerPC 7xx and 74xx processors, and IBM with the 64-bit PowerPC 970 processor in 2003. In 2004, Motorola exited the chip manufacturing business by spinning off its semiconductor business as an independent company called Freescale Semiconductor. Around the same time, IBM exited the 32-bit embedded processor market by selling its line of PowerPC products to Applied Micro Circuits Corporation (AMCC) and focusing on 64-bit chip designs, while maintaining its commitment of PowerPC CPUs toward game console makers such as Nintendo's GameCube, Wii and Wii U, Sony's PlayStation 3 and Microsoft's Xbox 360, of which the latter two both use 64-bit processors. In 2005, Apple announced they would no longer use PowerPC processors in their Apple Macintosh computers, favoring Intel-produced processors instead, citing the performance limitations of the chip for future personal computer hardware specifically related to heat generation and energy usage, as well as the inability of IBM to move the 970 processor to the 3 GHz range. The IBM-Freescale alliance was replaced by an open standards body called Power.org. Power.org operates under the governance of the IEEE with IBM continuing to use and evolve the PowerPC processor on game consoles and Freescale Semiconductor focusing solely on embedded devices.

IBM continues to develop PowerPC microprocessor cores for use in their application-specific integrated circuit (ASIC) offerings. Many high volume applications embed PowerPC cores.

The PowerPC specification is now handled by Power.org where IBM, Freescale, and AMCC are members. PowerPC, Cell and POWER processors are now jointly marketed as the Power Architecture. Power.org released a unified ISA, combining POWER and PowerPC ISAs into the new Power ISA v.2.03 specification and a new reference platform for servers called PAPR (Power Architecture Platform Reference).

### Generations

Many PowerPC designs are named and labeled by their apparent technology generation. That began with the "G3", which was an internal project name inside AIM for the development of what would become the PowerPC 750 family.[4] Apple popularized the term "G3" when they introduced Power Mac G3 and PowerBook G3 at an event at 10 November 1997. Motorola and Apple liked the moniker and used the term "G4" for the 7400 family introduced in 1998[5][6] and the Power Mac G4 in 1999.

At the time the G4 was launched, Motorola categorized all their PowerPC models (former, current and future) according to what generation they adhered to, even renaming the older 603e core "G2". Motorola had a G5 project that never came to fruition, but the name stuck and Apple reused it when the 970 family launched in 2003 even if those were designed and built by IBM.

PowerPC generations according to Motorola, c. 2000.[7]
G1: The 601, 500 and 800 family processors
G2: The 602, 603, 604, 620, 8200 and 5000 families
G3: The 750 and 8300 families
G4: The 7400 and 8400* families
G5: The 7500* and 8500 families (Motorola didn't use the G5 moniker after Apple usurped the name)
G6: The 7600*
(*) These designs didn't become real products.

## Design features

POWER, PowerPC, and Power ISA architectures

NXP (formerly Freescale and Motorola)

* PowerPC e series (2006)
* e200
* e300
* e500
* e600
* e5500
* e6500

* Qor series (2008)
* QorIQ
* Qorivva

IBM

* POWER series (1990)
* POWER1
* POWER2
* POWER3
* POWER4
* POWER5
* POWER6
* POWER7
* POWER8
* POWER9
* POWER10

* PowerPC series (1992)
* 6xx
* 4xx
* 7xx
* 74xx
* 970
* A2 (2010)
* A2I
* A2O
* RAD series (1997)
* RAD6000
* RAD750
* RAD5500

* RS64 series (1996)

IBM/Nintendo

* Gekko
* Broadway
* Espresso

Other

* #808080">Titan
* PWRficient
* Cell
* Xenon
* X704

Related links

* OpenPOWER Foundation
* AIM alliance
* RISC
* Blue Gene
* Power.org
* PAPR
* PReP
* CHRP
* AltiVec

Cancelled in gray, historic in italic

* v
* t
* e

The PowerPC is designed along RISC principles and allows for a superscalar implementation. Versions of the design exist in both 32-bit and 64-bit implementations. Starting with the basic POWER specification, the PowerPC added:

* Support for operation in both big-endian and little-endian modes; the PowerPC can switch from one mode to the other at run-time (see below). This feature is not supported in the PowerPC 970.
* Single-precision forms of some floating-point instructions, in addition to double-precision forms
* Additional floating-point instructions at the behest of Apple
* A complete 64-bit specification that is backward compatible with the 32-bit mode
* A fused multiply–add
* A paged memory management architecture that is used extensively in server and PC systems.
* Addition of a new memory management architecture called Book-E, replacing the conventional paged memory management architecture for embedded applications. Book-E is application software compatible with existing PowerPC implementations but needs minor changes to the operating system.

Some instructions present in the POWER instruction set were deemed too complex and were removed in the PowerPC architecture. Some removed instructions could be emulated by the operating system if necessary. The removed instructions are:

* Conditional moves
* Load and store instructions for the quad-precision floating-point data type
* String instructions.

### Endian modes

Most PowerPC chips switch endianness via a bit in the MSR (machine state register), with a second bit provided to allow the OS to run with a different endianness. Accesses to the "inverted page table" (a hash table that functions as a TLB with off-chip storage) are always done in big-endian mode. The processor starts in big-endian mode.

In little-endian mode, the three lowest-order bits of the effective address are exclusive-ORed with a three bit value selected by the length of the operand. This is enough to appear fully little-endian to normal software. An operating system will see a warped view of the world when it accesses external chips such as video and network hardware. Fixing this warped view requires that the motherboard perform an unconditional 64-bit byte swap on all data entering or leaving the processor. Endianness thus becomes a property of the motherboard. An OS that operates in little-endian mode on a big-endian motherboard must both swap bytes and undo the exclusive-OR when accessing little-endian chips.

AltiVec operations, despite being 128-bit, are treated as if they were 64-bit. This allows for compatibility with little-endian motherboards that were designed prior to AltiVec.

An interesting side effect of this implementation is that a program can store a 64-bit value (the longest operand format) to memory while in one endian mode, switch modes, and read back the same 64-bit value without seeing a change of byte order. This will not be the case if the motherboard is switched at the same time.

Mercury Systems and Matrox ran the PowerPC in little-endian mode. This was done so that PowerPC devices serving as co-processors on PCI boards could share data structures with host computers based on x86. Both PCI and x86 are little-endian. OS/2 and Windows NT for PowerPC ran the processor in little-endian mode while Solaris, AIX and Linux ran in big endian.[8]

Some of IBM's embedded PowerPC chips use a per-page endianness bit. None of the previous applies to them.

## Implementations

IBM PowerPC 604e 200 MHz Custom PowerPC CPU from the Nintendo Wii video game console The Freescale XPC855T Service Processor of a Sun Fire V20z

The first implementation of the architecture was the PowerPC 601, released in 1992, based on the RSC, implementing a hybrid of the POWER1 and PowerPC instructions. This allowed the chip to be used by IBM in their existing POWER1-based platforms, although it also meant some slight pain when switching to the 2nd generation "pure" PowerPC designs. Apple continued work on a new line of Macintosh computers based on the chip, and eventually released them as the 601-based Power Macintosh on March 14, 1994.

Accelerator cards based on the first-generation PowerPC chips were created for the Commodore Amiga in anticipation for a move to a possible new Amiga platform designed around the PowerPC. The accelerator cards also included either a Motorola 68040 or 68060 CPU in order to maintain backwards compatibility, as very few apps at the time could run natively on the PPC chips. However, the new machines never materialized, and Commodore subsequently declared bankruptcy. Over a decade later, AmigaOS 4 would be released, which would put the platform permanently on the architecture. OS4 is compatible with those first-generation accelerators, as well as several custom motherboards created for a new incarnation of the Amiga platform.

IBM also had a full line of PowerPC based desktops built and ready to ship; unfortunately, the operating system that IBM had intended to run on these desktops—Microsoft Windows NT—was not complete by early 1993, when the machines were ready for marketing. Accordingly, and further because IBM had developed animosity toward Microsoft, IBM decided to port OS/2 to the PowerPC in the form of Workplace OS. This new software platform spent three years (1992 to 1995) in development and was canceled with the December 1995 developer release, because of the disappointing launch of the PowerPC 620. For this reason, the IBM PowerPC desktops did not ship, although the reference design (codenamed Sandalbow) based on the PowerPC 601 CPU was released as an RS/6000 model (Byte's April 1994 issue included an extensive article about the Apple and IBM PowerPC desktops).

Apple, which also lacked a PowerPC based OS, took a different route. Utilizing the portability platform yielded by the secret Star Trek project, the company ported the essential pieces of their Mac OS operating system to the PowerPC architecture, and further wrote a 68k emulator that could run 68k based applications and the parts of the OS that had not been rewritten.

The second generation was "pure" and includes the "low end" PowerPC 603 and "high end" PowerPC 604. The 603 is notable due to its very low cost and power consumption. This was a deliberate design goal on Motorola's part, who used the 603 project to build the basic core for all future generations of PPC chips. Apple tried to use the 603 in a new laptop design but was unable due to the small 8 KB level 1 cache. The 68000 emulator in the Mac OS could not fit in 8 KB and thus slowed the computer drastically.[9][10] The 603e solved this problem by having a 16 KB L1 cache, which allowed the emulator to run efficiently.

In 1993, developers at IBM's Essex Junction, Burlington, Vermont facility started to work on a version of the PowerPC that would support the Intel x86 instruction set directly on the CPU. While this was just one of several concurrent power architecture projects that IBM was working on, this chip began to be known inside IBM and by the media as the PowerPC 615. Profitability concerns and rumors of performance issues in the switching between the x86 and native PowerPC instruction sets resulted in the project being canceled in 1995 after only a limited number of chips were produced for in-house testing. Aside the rumors, the switching process took only 5 cycles, or the amount of time needed for the processor to empty its instruction pipeline. Microsoft also aided the processor's demise by refusing to support the PowerPC mode.[11]

The first 64-bit implementation is the PowerPC 620, but it appears to have seen little use because Apple didn't want to buy it and because, with its large die area, it was too costly for the embedded market. It was later and slower than promised, and IBM used their own POWER3 design instead, offering no 64-bit "small" version until the late-2002 introduction of the PowerPC 970. The 970 is a 64-bit processor derived from the POWER4 server processor. To create it, the POWER4 core was modified to be backward-compatible with 32-bit PowerPC processors, and a vector unit (similar to the AltiVec extensions in Motorola's 74xx series) was added.

IBM's RS64 processors are a family of chips implementing the "Amazon" variant of the PowerPC architecture. These processors are used in the RS/6000 and IBM AS/400 computer families; the Amazon architecture includes proprietary extensions used by AS/400.[12] The POWER4 and later POWER processors implement the Amazon architecture and replaced the RS64 chips in the RS/6000 and AS/400 families.

IBM developed a separate product line called the "4xx" line focused on the embedded market. These designs included the 401, 403, 405, 440, and 460. In 2004, IBM sold their 4xx product line to Applied Micro Circuits Corporation (AMCC). AMCC continues to develop new high performance products, partly based on IBM's technology, along with technology that was developed within AMCC. These products focus on a variety of applications including networking, wireless, storage, printing/imaging and industrial automation.

Numerically, the PowerPC is mostly found in controllers in cars. For the automotive market, Freescale Semiconductor initially offered many variations called the MPC5xx family such as the MPC555, built on a variation of the 601 core called the 8xx and designed in Israel by MSIL (Motorola Silicon Israel Limited). The 601 core is single issue, meaning it can only issue one instruction in a clock cycle. To this they add various bits of custom hardware, to allow for I/O on the one chip. In 2004, the next-generation four-digit 55xx devices were launched for the automotive market. These use the newer e200 series of PowerPC cores.

Networking is another area where embedded PowerPC processors are found in large numbers. MSIL took the QUICC engine from the MC68302 and made the PowerQUICC MPC860. This was a very famous processor used in many Cisco edge routers in the late 1990s. Variants of the PowerQUICC include the MPC850, and the MPC823/MPC823e. All variants include a separate RISC microengine called the CPM that offloads communications processing tasks from the central processor and has functions for DMA. The follow-on chip from this family, the MPC8260, has a 603e-based core and a different CPM.

Honda also uses PowerPC processors for ASIMO.[13]

In 2003, BAE Systems Platform Solutions delivered the Vehicle-Management Computer for the F-35 fighter jet. This platform consists of dual PowerPCs made by Freescale in a triple redundant setup.[14]

## Operating systems

Operating systems that work on the PowerPC architecture are generally divided into those that are oriented toward the general-purpose PowerPC systems, and those oriented toward the embedded PowerPC systems.

### Operating systems with native support

* AmigaOS 4
* Apple classic Mac OS starting with System 7.1.2; and Copland, the original and canceled attempt at Mac OS 8
* BeOS R5 Pro (BeBox, Macintosh and clones)
* Haiku, experimental[15]
* IBM i; formerly named i5/OS, originally OS/400
* MorphOS
* Plan 9
* Inferno; from Bell Labs and maintained by Vita Nuova Holdings
* POSIX: Unix, Unix-like
* Apple Mac OS X Cheetah 10.0 through Mac OS X Leopard 10.5.8
* AIX
* Workplace OS, including a port of OS/2
* FreeBSD, 32-bit and 64-bit ports[16]
* NetBSD, port designations for PowerPC systems
* ofppc released[17]
* macppc released[18]
* evbppc released[19]
* prep released[20]
* mvmeppc released[21]
* bebox experimental[22]
* amigappc very experimental[23]
* OpenBSD, 32-bit macppc released port[24]
* Linux
* Adélie Linux, with 32-bit ppc releases and 64-bit ppc64 releases
* CRUX PPC, with 32/64-bit releases[25] supported through release 2.0.1.1. Support was dropped from subsequent releases.
* Debian:
* 32-bit powerpc a released port since potato[26] Support has been removed from Debian 9 Stretch[27]
* 64-bit big-endian ppc64[28] in mostly stalled development
* 64-bit little-endian ppc64le a released port since jessie
* Fedora with 32/64-bit ppc releases[29] up to version 12. PowerPC is a Fedora secondary architecture from Fedora 16 onwards.
* Gentoo Linux, with 32-bit ppc releases and 64-bit ppc64 releases[30]
* MintPPC, support for Old World and New World 32/64-bit Macs based on Linux Mint LXDE and Debian[31]
* MkLinux, Mach-kernel based distribution for older Macs, officially launched by Apple
* openSUSE, Full support for Old World and New World PowerMacs (32/64-bit), PS3 Cell, IBM POWER systems through the release of Leap 11.1. Support was dropped from subsequent Leap releases. openSUSE Tumbleweed supports ppc64le.
* Red Hat Enterprise Linux, 32-bit ppc support was dropped following release of 5.11. Maintaining full support for 64-bit ppc64 in subsequent releases[32]
* SUSE Linux Enterprise Server
* Ubuntu, community supported for versions released after 6.10[33]
* Yellow Dog Linux, full support for 32/64-bit; PS3
* Void Linux, support in third-party fork [34] for 32-bit and 64-bit (big-endian and little-endian)
* Solaris 2.5.1 PowerPC edition on the PReP platform
* OpenSolaris, experimental[35][36]
* Windows NT 3.5,[37] 3.51 and 4.0
* ReactOS, PowerPC port no longer under active development[38]
* CellOS for PlayStation 3

### Embedded

* M-RTOS
* VxWorks
* VxWorks 653
* Nucleus RTOS
* LiveDevices RTA-OSEKLive
* Microware OS-9
* MontaVista Linux
* Wind River Linux
* QNX
* Cisco IOS
* Cisco AireOS
* LynxOS
* PikeOS RTOS and virtualization platform from SYSGO
* ELinOS embedded Linux
* eCos
* Broadcom BCM Tech
* RTEMS
* BlueCat embedded Linux from LynuxWorks
* Operating System Embedded (OSE) from ENEA AB
* Integrity
* Juniper Networks Junos router and switch OS
* FreeRTOS
* Deos[39]
* SCIOPTA[40] RTOS, certified according IEC61508, EN50128 and ISO26262
* Embedded PowerPC Operating System by IBM[41]

## Licensees

Companies that have licensed the 64-bit POWER or 32-bit PowerPC from IBM include:

### 32-bit PowerPC

* Altera, field-programmable gate array (FPGA) manufacturer now Intel
* Apple ('A' in original AIM alliance), has switched to Intel in early 2006
* Applied Micro Circuits Corporation (AMCC)
* Avago Technologies
* BAE Systems for RAD750 processor, used in spacecraft and planetary landers
* Cisco Systems for routers
* Culturecom for V-Dragon CPU
* Exponential Technology
* Kumyoung used in karaoke player CPU (Muzen and Vivaus series)
* LSI Logic
* Motorola (was Freescale Semiconductor now NXP), as part of the original AIM alliance
* Rapport for Kilocore 1025 core CPU
* Samsung
* STMicroelectronics for the SPC5xx series
* Xilinx, FPGA maker, embedded PowerPC in the Virtex-II Pro, Virtex-4, and Virtex-5 FPGAs

### 64-bit PowerPC

* P.A. Semi
* Microsoft
* Hindustan Computers Ltd.
* Sony
* Freescale Semiconductor
* Toshiba

### Game consoles

PowerPC processors were used in a number of now-discontinued video game consoles:

* Bandai for its Bandai Pippin, designed by Apple Computer (1995)
* Microsoft, for the Xbox 360 processor, Xenon[42]
* Nintendo for the GameCube,[42] Wii, and Wii U processors
* Sony and Toshiba, for the Cell processor (inside the PlayStation 3 and other devices)[42]

### Desktop computers

The Power architecture is currently used in the following desktop computers:

* Sam440ep, Sam440epFlex, based on an AMCC 440ep SoC, built by ACube Systems
* Sam460ex, based on an AMCC 460ex SoC, built by ACube Systems
* Nemo motherboard based around PA6T-1682M found in the AmigaOne X1000 from A-EON Technology
* Cyrus motherboard based around Freescale Qoriq P5020 found in the AmigaOne X5000 from A-EON Technology
* Tabor motherboard based around Freescale QorIQ P1022 found in the forthcoming AmigaOne A1222 from A-EON Technology
* Talos II and Blackbird mainboards/workstations, based around the IBM Power9 Sforza architecture, built by Raptor Computing Systems

### Embedded applications

The Power architecture is currently used in the following embedded applications:

* National Instruments Smart Cameras for machine vision
* Mars rover Curiosity \- uses RAD750
* Mars rover Perseverance \- uses RAD750

## See also

* Common Hardware Reference Platform (CHRP)
* OpenPOWER Foundation
* List of PowerPC processors
* Power ISA
* Power Architecture
* Power Architecture Platform Reference (PAPR)
* PowerOpen Environment
* PowerPC Reference Platform (PReP)
* RTEMS real-time operating system

## References

1. ↑ 1.0 1.1 "PowerPC Architecture Book, Version 2.02". 16 November 2005. https://www.ibm.com/developerworks/systems/library/es-archguide-v2.html.
2. ↑ 2.0 2.1 2.2 2.3 Carlton, Jim (1999). Apple: The Inside Story of Intrigue, Egomania and Business Blunders. ISBN 978-0099270737. OCLC 925000937.
3. ↑ "Tech Files Columns, 1987–1990". http://www.joelwest.org/Press/TechFiles.html#01.03.89.
4. ↑ A. R. Kennedy; M. Alexander; E. Fiene; J. Lyon; B. Kuttanna; R. Patel; M. Pham; M. Putrino et al. (23 February 1997). "A G3 PowerPC superscalar low-power microprocessor". Proceedings IEEE COMPCON 97. Digest of Papers (IEEE): 315–324. doi:10.1109/CMPCON.1997.584742. https://ieeexplore.ieee.org/document/584742. Retrieved September 1, 2021.
5. ↑ Gwennap, Linley (16 November 1998). "G4 Is First PowerPC with AltiVec - Due Mid-1999, Motorola's Next Chip Aims at Macintosh, Networking". Microprocessor Report. http://www.eecg.toronto.edu/~moshovos/ACA07/lecturenotes/ppcg4%20(mpr).pdf.
6. ↑ Seale, Susan (2001). "PowerPC G4 Architecture White Paper". https://www.nxp.com/docs/en/white-paper/G4WP.pdf.
7. ↑ "Fact Sheet - Motorola PowerPC Processor". https://www.nxp.com/docs/en/fact-sheet/PPCCPUINTFACT.pdf.
8. ↑ Necasek, Michal (16 November 2012). "OS/2 for PowerPC Tidbits". http://www.os2museum.com/wp/os2-for-powerpc-tidbits/.
9. ↑ Linley Gwennap (February 27, 1997). "Arthur Revitalizes PowerPC Line". Microprocessor Report 11 (2). https://pdfs.semanticscholar.org/9492/040bfd1226a08b25c92539fe4d724d01a5dc.pdf. "The 603’s tiny 8K caches were notoriously poor for Mac OS software, particularly for 68K emulation; even the 603e’s caches cause a significant performance hit at higher clock speeds. Given Arthur’s design target of 250 MHz and up, doubling the caches again made sense.".
10. ↑ Jansen, Daniel (2014). "CPUs: PowerPC 603 and 603e". Low End Mac. http://lowendmac.com/2014/cpus-powerpc-603-and-603e/.
11. ↑ "Microsoft killed the PowerPC 615". October 1, 1998. https://www.theregister.co.uk/1998/10/01/microsoft_killed_the_powerpc/.
12. ↑ Adam T. Stallman; Frank G. Soltis (July 1, 1995). "Inside the PowerPC AS". System iNEWS Magazine. http://iprodeveloper.com/systems-management/inside-powerpc.
13. ↑ Hara, Yoshiko (28 November 2000). "Latest robots fill helper, entertainer roles". EETimes.com. https://www.eetimes.com/latest-robots-fill-helper-entertainer-roles/.
14. ↑ "First Lockheed Martin F-35 Joint Strike Fighter Vehicle-Management Computer Delivered" (Press release). Lockheed Martin. May 16, 2003. Archived from the original on January 15, 2018. Retrieved January 14, 2018.
15. ↑ "PowerPC - Unsupported Builds". https://download.haiku-os.org/nightly-images/ppc/.
16. ↑ "FreeBSD/ppc Project". Freebsd.org. http://www.freebsd.org/platforms/ppc.html.
17. ↑ "NetBSD/ofppc". Netbsd.org. http://www.netbsd.org/Ports/ofppc/.
18. ↑ "NetBSD/macppc". Netbsd.org. http://www.netbsd.org/Ports/macppc/.
19. ↑ "NetBSD/evbppc". Netbsd.org. http://www.netbsd.org/Ports/evbppc/.
20. ↑ "NetBSD/prep". Netbsd.org. http://wiki.netbsd.org/ports/prep/.
21. ↑ "NetBSD/mvmeppc". Netbsd.org. February 27, 2002. http://www.netbsd.org/Ports/mvmeppc/.
22. ↑ "NetBSD/bebox". Netbsd.org. http://www.netbsd.org/Ports/bebox/.
23. ↑ "NetBSD/amigappc". Netbsd.org. http://www.netbsd.org/Ports/amigappc/.
24. ↑ "OpenBSD/macppc". Openbsd.org. http://www.openbsd.org/macppc.html.
25. ↑ "CRUX PPC GNU/Linux Project". Cruxppc.org. http://www.cruxppc.org/.
26. ↑ "PowerPC Port". Debian. http://www.debian.org/ports/powerpc/.
27. ↑ "Chapter 3. Installation System". https://www.debian.org/releases/stable/amd64/release-notes/ch-installing.en.html#inst-changes.
28. ↑ "Debian PPC64 Port". Debian. http://wiki.debian.org/PPC64.
29. ↑ "Installable Live CD". Fedora Project. http://fedoraproject.org/get-fedora.
30. ↑ "Project:PowerPC". Gentoo Wiki. https://wiki.gentoo.org/wiki/Project:PowerPC.
31. ↑ "MintPPC". http://www.mintppc.org.
32. ↑ "Chapter 1. Architectures". https://access.redhat.com/documentation/en-US/Red_Hat_Enterprise_Linux/7/html/7.1_Release_Notes/chap-Red_Hat_Enterprise_Linux-7.1_Release_Notes-Architectures.html.
33. ↑ "PowerPCFAQ - Ubuntu Wiki". Wiki.ubuntu.com. https://wiki.ubuntu.com/PowerPCFAQ#head-8d764a92cbe82911913d972b8189698f9f04e6f3.
34. ↑ "Void Linux for PowerPC/Power ISA (unofficial)". https://voidlinux-ppc.org/.
35. ↑ "Embedded Solaris on PowerPC". Research.sun.com. June 14, 2006. http://labs.oracle.com/spotlight/2006/2006-06-14-SolarisPPC.html.
36. ↑ "Solaris PowerPC Port at OpenSolaris.org". Opensolaris.org. October 2, 2006. http://hub.opensolaris.org/bin/view/Project+ppc-dev/WebHome.
37. ↑ "Windows NT 3.5 for PowerPC". November 9, 1994. https://archive.org/details/NT3.5PPC.
38. ↑ "ReactOS ports - ReactOS Wiki". https://www.reactos.org/wiki/ReactOS_ports.
39. ↑ "DO-178C Certifiable Avionics RTOS with ARINC 653 & FACE Support". https://www.ddci.com/products_deos_do_178c_arinc_653/.
40. ↑ "Supported CPUs". http://www.sciopta.com/cpu/cpu.html.
41. ↑ "PowerPC 750FX Evaluation Kit Quick Setup for Windows". http://www.csit-sun.pub.ro/~cpop/Documentatie_SMP/IBM_PowerPC/750fxQuickStart.pdf.
42. ↑ 42.0 42.1 42.2 "POWER To The People". IBM. March 30, 2004. http://www.ibm.com/developerworks/power/library/pa-powerppl/.

## Further reading

* Weiss, Shlomo; Smith, James Edward (1994). POWER and PowerPC. Morgan Kaufmann. ISBN 978-1558602793.
* May, Cathy (1994). The PowerPC Architecture: A Specification for A New Family of RISC Processors (2nd ed.). Morgan Kaufmann Publishers. ISBN 978-1-55860-316-5. https://archive.org/details/bitsavers_ibmpowerpcCArchitectureMay94_24917510/mode/2up.
* Hoxey, Steve; Karim, Faraydon; Hay, Bill et al., eds (1996). The PowerPC Compiler Writer's Guide. Warthman Associates. ISBN 0-9649654-0-2. https://www.warthman.com/projects-IBM-CWG-PowerPC-compiler-writers-guide.htm.
* Programming Environments Manual for 32-bit Implementations of the PowerPC Architecture. Motorola. http://www.freescale.com/files/product/doc/MPCFPE32B.pdf. A 640-page PDF manual.
* Book E: Enhanced PowerPC Architecture (3rd ed.). IBM. 2000. https://archive.org/details/BookEEnhancedPowerPCArchitecture.
* Duntemann, Jeff; Pronk, Ron (1994). Inside the PowerPC Revolution. Coriolis Group Books. ISBN 978-1-883577-04-9.
* "PowerPC Architecture". http://www-03.ibm.com/systems/p/hardware/whitepapers/power/ppc_arch.html. An IBM article giving POWER and PowerPC history.
* Chakravarty, Dipto; Cannon, Casey (1994). PowerPC: Concepts, Architecture, and Design. McGraw Hill. ISBN 9780070111929.

## External links

* OpenPOWER Foundation
* Evolution of PowerPC Architecture, lecture by Michael W. Blasgen and Richard Oehler
* PPC Overview \- an overview of PowerPC processors
* OS/2 Warp, PowerPC Edition review by Michal Necasek
* PowerPC Architecture History Diagram

* v
* t
* e

Motorola-Freescale-NXP processors and microcontrollers

Processors

Industrial control unit|

* 14500

6800 family|

* 6800
* 6809
* see also: Hitachi 6309
* 68HC05
* 68HC08
* 68HC11
* 68HC12
* 68HC16

68000 family|

* 68000
* 68008
* 68010
* 68012
* 68020
* 68030
* 68040
* 68060
* ColdFire
* DragonBall

Embedded system 68k-variants|

* 68EC000
* 68EC020
* 68EC030
* 68EC040
* 68LC040
* 68EC060
* 68LC060

88000|

* MC88100
* MC88110

Floating Point Coprocessorss (FPUs)|

* 68881
* 68882

Memory Management Unit (MMU)|

* 68451
* 68851

PowerPC family|

* PPC e200
* PPC 6xx/PowerPC e300

ARM|

* i.MX

Microcontrollers

8-bit|

* 6801/6803
* 6802
* 6804
* 68HC05
* 68HC08
* S08
* RS08
* 68HC11
* 68HC12
* 68HC16

16/32-bit|

* 683xx

24-bit|

* DSP568xx
* DSPcontroller

32-bit|

* M·CORE
* MPC5xx
* PowerQUICC
* PowerPC 5000
* i.MX

* v
* t
* e

Reduced instruction set computer (RISC) architectures

* IBM 801
* Berkeley RISC
* Stanford MIPS

Active|

* Analog Devices Blackfin
* ARC
* ARM
* AVR
* eSi-RISC
* LatticeMico8
* LatticeMico32
* MIPS
* OpenRISC
* Power ISA
* Renesas M32R
* Renesas SuperH
* Renesas V850
* RISC-V
* Sunway
* SPARC
* Unicore
* Xilinx MicroBlaze
* Xilinx PicoBlaze
* POWER
* PowerPC
* XMOS XCore XS1

Historic|

* Alpha
* AMD Am29000
* Apollo PRISM
* Atmel AVR32
* Clipper
* CRISP
* DEC Prism
* Intel i860
* Intel i960
* Meta
* MIPS-X
* Motorola 88000
* Motorola M·CORE
* PA-RISC
* ROMP

* v
* t
* e

Microcontrollers

Main|

* Single-board microcontroller
* Special function register

Architectures|

* 68000
* 8051
* ARC
* ARM
* AVR
* MIPS
* PIC
* RISC-V

Families|

| 4-bit|

* Am2900
* MARC4
* S1C6x
* TLCS-47
* TMS1000
* μCOM-4

|

8-bit|

* 6800
* 68HC05
* 68HC08
* 68HC11
* S08
* RS08
* 6502
* 65C134
* 65C265
* MELPS 740
* 78K
* 8048
* 8051
* XC800
* AVR
* COP8
* H8
* PIC10/12/16/17/18
* ST6/ST7
* STM8
* Z8
* Z80
* eZ80
* Rabbit 2000
* TLCS-870

16-bit|

* 68HC12/16
* C166
* CR16/C
* H8S
* MSP430
* PIC24/dsPIC
* R8C
* RL78
* TLCS-900
* Z8000

32-bit|

* Am29000
* ARM/Cortex-M
* EFM32
* LPC
* SAM
* STM32
* XMC
* AVR32
* CRX
* FR
* FR-V
* H8SX
* M32R
* 68000
* ColdFire
* PIC32
* PowerPC
* MPC5xx
* Propeller
* TLCS-900
* TriCore
* V850
* RX
* Z80000

64-bit|

* PowerPC64

Interfaces|

| Programming|

* In-circuit serial programming (ICSP)
* In-system programming (ISP)
* Program and Debug Interface (PDI)
* High-voltage serial programming (HVSP)
* High voltage parallel programming (HVPP)
* Bootloader
* ROM
* aWire

|

Debugging|

* Nexus (standard)
* Joint Test Action Group (JTAG)
* debugWIRE (Atmel)
* In-circuit debugging (ICD)
* In-circuit emulator (ICE)
* In-target probe (ITP)

Simulators|

* gpsim

Lists|

* List of common microcontrollers
* By manufacturer
* Intel
* NXP/Freescale
* Infineon
* Renesas Electronics
* List of Wi-Fi microcontrollers

See also|

* Embedded system
* Programmable logic controller
* List of microprocessors

* v
* t
* e

Processor technologies

Models|

* Turing machine
* Universal
* Post–Turing
* Quantum
* Belt machine
* Stack machine
* Finite-state machine
* with datapath
* Hierarchical
* Queue automaton
* Register machines
* Counter
* Pointer
* Random-access
* Random-access stored program

Architecture|

* Microarchitecture
* Von Neumann
* Harvard
* modified
* Dataflow
* Transport-triggered
* Cellular
* Endianness
* Memory access
* NUMA
* HUMA
* Load/store
* Register/memory
* Cache hierarchy
* Memory hierarchy
* Virtual memory
* Secondary storage
* Heterogeneous
* Fabric
* Multiprocessing
* Cognitive
* Neuromorphic

Instruction set
architectures|

| Types|

* CISC
* RISC
* Application-specific
* EDGE
* TRIPS
* VLIW
* EPIC
* MISC
* OISC
* NISC
* ZISC
* comparison
* addressing modes

|

* x86
* ARM
* MIPS
* Power ISA
* SPARC
* Itanium
* Unicore
* MicroBlaze
* RISC-V
* others

Execution|

| Instruction pipelining|

* Pipeline stall
* Operand forwarding
* Classic RISC pipeline

|

Hazards|

* Data dependency
* Structural
* Control
* False sharing

Out-of-order|

* Tomasulo algorithm
* Reservation station
* Re-order buffer
* Register renaming

Speculative|

* Branch prediction
* Memory dependence prediction

Parallelism|

| Level|

* Bit
* Bit-serial
* Word
* Instruction
* Pipelining
* Scalar
* Superscalar
* Task
* Thread
* Process
* Data
* Vector
* Memory
* Distributed

|

Multithreading|

* Temporal
* Simultaneous
* Hyperthreading
* Speculative
* Preemptive
* Cooperative

Flynn's taxonomy|

* SISD
* SIMD
* SWAR
* SIMT
* MISD
* MIMD
* SPMD

Processor
performance|

* Transistor count
* Instructions per cycle (IPC)
* Cycles per instruction (CPI)
* Instructions per second (IPS)
* Floating-point operations per second (FLOPS)
* Transactions per second (TPS)
* Synaptic updates per second (SUPS)
* Performance per watt (PPW)
* Cache performance metrics
* Computer performance by orders of magnitude

Types|

* Central processing unit (CPU)
* Graphics processing unit (GPU)
* GPGPU
* Vector
* Barrel
* Stream
* Coprocessor
* ASIC
* FPGA
* CPLD
* Multi-chip module (MCM)
* System in package (SiP)

| By application|

* Microprocessor
* Microcontroller
* Mobile
* Notebook
* Ultra-low-voltage
* ASIP

|

Systems
on chip|

* System on a chip (SoC)
* Multiprocessor (MPSoC)
* Programmable (PSoC)
* Network on a chip (NoC)

Hardware
accelerators|

* AI accelerator
* Vision processing unit (VPU)
* Physics processing unit (PPU)
* Digital signal processor (DSP)
* Tensor processing unit (TPU)
* Secure cryptoprocessor
* Network processor
* Baseband processor

Word size|

* 1-bit
* 2-bit
* 4-bit
* 8-bit
* 16-bit
* 32-bit
* 48-bit
* 64-bit
* 128-bit
* 256-bit
* 512-bit
* others
* variable

Core count|

* Single-core
* Multi-core
* Manycore
* Heterogeneous architecture

Components|

* Core
* Cache
* CPU cache
* replacement policies
* coherence
* Bus
* Clock rate
* Clock signal
* FIFO

| Functional units|

* Arithmetic logic unit (ALU)
* Address generation unit (AGU)
* Floating-point unit (FPU)
* Memory management unit (MMU)
* Load–store unit
* Translation lookaside buffer (TLB)
* Integrated memory controller (IMC)

|

Logic|

* Combinational
* Sequential
* Glue
* Logic gate
* Quantum
* Array

Registers|

* Processor register
* Status register
* Stack register
* Register file
* Memory buffer
* Program counter

Control unit|

* Instruction unit
* Data buffer
* Write buffer
* Microcode ROM
* Counter

Datapath|

* Multiplexer
* Demultiplexer
* Adder
* Multiplier
* CPU
* Binary decoder
* Address decoder
* Sum addressed decoder
* Barrel shifter

Circuitry|

* Integrated circuit
* 3D
* Mixed-signal
* Power management
* Boolean
* Digital
* Analog
* Quantum
* Switch

Power
management|

* PMU
* APM
* ACPI
* Dynamic frequency scaling
* Dynamic voltage scaling
* Clock gating
* Performance per watt (PPW)
* Race to sleep

Related|

* History of general-purpose CPUs
* Microprocessor chronology
* Processor design
* Digital electronics
* Hardware security module
* Semiconductor device fabrication
* Tick–tock model

0.00

(0 votes)

|

Retrieved from "https://handwiki.org/wiki/index.php?title=PowerPC&oldid=286624"
*[v]: View this template
*[t]: Discuss this template
*[e]: Edit this template