Icarus Verilog

Developer(s)| Stephen Williams
Stable release|

12.0 / 10 June 2023; 13 months ago (2023-06-10)

Written in| C++
Operating system| Linux, FreeBSD, OpenSolaris, AIX, Microsoft Windows, and Mac OS X
Platform| Cross-platform
Available in| English
Type| Verilog Simulator
License| GPL-2.0-or-later
Website| https://steveicarus.github.io/iverilog/

Icarus Verilog is an implementation of the Verilog hardware description language compiler that generates netlists in the desired format (EDIF) and a simulator. It supports the 1995, 2001 and 2005 versions of the standard, portions of SystemVerilog, and some extensions.

Icarus Verilog is available for Linux, FreeBSD, OpenSolaris, AIX, Microsoft Windows, and Mac OS X. Released under the GNU General Public License, Icarus Verilog is free software, an alternative to proprietary software like Cadence's Verilog-XL.

As of release 0.9, Icarus is composed of a Verilog compiler (including a Verilog preprocessor) with support for plug-in backends, and a virtual machine that simulates the design. To view waveforms, a program like GTKWave can be used. Release v10.0, besides general improvements and bug fixes, added preliminary support for VHDL, but the VHDL support has been abandoned as of 2018.

## History

Not even the author quite remembers when the project was first started, but CVS records go back to 1998. There have been releases 0.2 through the current stable release 10.0.

Icarus Verilog development is done largely by the sole regular author, Stephen Williams. Some non-trivial portions have been contributed as accepted patches.

## See also

* Comparison of EDA software

## External links

* Icarus Verilog documentation web site
* GitHub page
* Icarus Verilog installer for Microsoft Windows
* Online interface to Icarus Verilog
* Open Source in Electronic Design Automation
* Icarus Verilog: Open-Source Verilog More than a Year Later
* EDA Playground - run Icarus Verilog simulations from the web browser
* Historical CSV repository
* VHDL support abandoned

* v
* t
* e

Programmable logic

Concepts|

* ASIC
* SoC
* FPGA
* Logic block
* CPLD
* EPLD
* PLA
* PAL
* GAL
* PSoC
* Reconfigurable computing
* Xputer
* Soft microprocessor
* Circuit underutilization
* High-level synthesis
* Hardware acceleration

Languages|

* Verilog
* A
* AMS
* VHDL
* AMS
* VITAL
* SystemVerilog
* DPI
* SystemC
* AHDL
* Handel-C
* PSL
* UPF
* PALASM
* ABEL
* CUPL
* OpenVera
* C to HDL
* Flow to HDL
* MyHDL
* JHDL
* ELLA

Companies|

* Accellera
* Actel
* Achronix
* AMD
* Aldec
* Atmel
* Cadence
* Cypress
* Duolog
* Forte
* Intel
* Altera
* Lattice
* National
* Mentor Graphics
* Microsemi
* Signetics
* Synopsys
* Magma
* Virage Logic
* Texas Instruments
* Tabula
* Xilinx

Products|

| Hardware|

* iCE
* Stratix
* Virtex

|

Software|

* Intel Quartus Prime
* Xilinx ISE
* Xilinx Vivado
* ModelSim
* VTR
* Simulators

IP|

| Proprietary|

* ARC
* ARM Cortex-M
* LEON
* LatticeMico8
* MicroBlaze
* PicoBlaze
* Nios
* Nios II

|

Open-source|

* JOP
* LatticeMico32
* OpenCores
* OpenRISC
* 1200
* RISC-V
* Zet

0.00

(0 votes)

Original source: https://en.wikipedia.org/wiki/Icarus Verilog. Read more

|

Retrieved from "https://handwiki.org/wiki/index.php?title=Software:Icarus_Verilog&oldid=3672269"
*[v]: View this template
*[t]: Discuss this template
*[e]: Edit this template