Circuit design language

Type of netlist

This article needs additional citations for verification. Please help improve this article by adding citations to reliable sources. Unsourced material may be challenged and removed.
Find sources: "Circuit design language" – news · newspapers · books · scholar · JSTOR (August 2023) (Learn how and when to remove this message)

|

A circuit design language (CDL) is a kind of netlist, a description of an electronic circuit.[1] It is usually automatically generated from a circuit schematic. It is used for electronic circuit simulation and layout versus schematic (LVS) checks. It is similar to SPICE netlists, but with some extensions.

Several vendors such as Cadence Design Systems, Mentor Graphics, and Synopsys support CDL netlists, although their solutions may be proprietary and not readable by competing systems.

## References

[edit]

1. ^ Doman, David (2012). Engineering the CMOS Library: Enhancing Digital Design Kits for Competitive Silicon. John Wiley & Sons. p. 256\. ISBN 978-1-118-24304-6.

This electronics-related article is a stub. You can help Wikipedia by expanding it.

|

* v
* t
* e

*[v]: View this template
*[t]: Discuss this template
*[e]: Edit this template