Tukwila (processor)

This article needs to be updated. Please help update this article to reflect recent events or newly available information. (October 2015)

|

The Itanium 9300 series, code-named Tukwila, is the generation of Intel's Itanium processor family following Itanium 2 and Montecito. It was released on 8 February 2010. It utilizes both multiple processor cores (multi-core) and SMT techniques. The engineers said to be working on this project were from the DEC Alpha project, specifically those who worked on the Alpha 21464 (EV8), which was focused on SMT.

Named for the city of Tukwila, Washington, Tukwila was previously code-named Tanglewood. The original name is also used by the Tanglewood music festival, and Intel renamed the project in late 2003.[1]

The processor has two to four cores per die and up to 24 MB L3 of on-die cache. They are the first batch of processors to contain more than 2 billion transistors on a single die.[2][3] This total is made up as follows:[4]

* core logic — 430 million
* system interface — 157 million
* L3 cache — 1,420 million
* I/O logic — 39 million
* chip total — 2.046 billion

Die size is 21.5×32.5 mm or 698.75 mm².

## Xeon compatibility[edit]

It was originally stated that Tukwila and its associated chipset would bring socket compatibility between Intel's Xeon and Itanium processors, by introducing a new interconnect called Intel QuickPath Interconnect (QuickPath, previously known as Common System Interface or CSI). This ultimate endeavor would help reduce product development costs for both Intel and its partners, by allowing for greater reuse of components and manufacturing processes.[5] Tukwila is reported to have four "full" QuickPath links and two "half" links.[6]

Whitefield, the first Xeon processor to feature QuickPath, suffered significant project delays and was cancelled.[7] The first Xeon MP processor to feature QuickPath is Beckton.[8]

The released Itanium 9300-series processors are using a separate socket, LGA 1248, which is incompatible with Xeon processors and motherboards.

## Comparison table[edit]

Model  | Cores  | Threads  | Core Clock
(GHz)  | Core Clock with
Intel Turbo Boost (GHz)  | L3 Cache (MiB)  | QPI speed
(GT/s)  | TDP
(watts)  | February 2010 Price  | Comments

|
|
|
|
|
|
|
|
|

9310  | 2  | 4  | 1.6  | N/A  | 10  | 4.8  | 130  | $946  | Low power consumption
9320  | 4  | 8  | 1.33  | 1.46  | 16  | 4.8  | 155  | $1,614  | Value
9330  | 4  | 8  | 1.46  | 1.6  | 20  | 4.8  | 155  | $2,059  | Performance per watt
9340  | 4  | 8  | 1.6  | 1.73  | 20  | 4.8  | 185  | $2,059  | Price performance
9350  | 4  | 8  | 1.73  | 1.86  | 24  | 4.8  | 185  | $3,838  | Performance

## Successor[edit]

The successor is code-named Poulson. It was initially slated for a Q4 2009 release and said to have over four cores, most likely eight.[9][10]

In 2009 an Intel representative stated that Intel would maintain a two-year development cycle for Itanium, implying Poulson would be released in Q1 2012.[11]

## References[edit]

1. ^ Michael Kanellos (December 18, 2003). "Intel changes code name of future Itanium".
2. ^ BBC News (February 4, 2008). "Chips pass two billion milestone".
3. ^ Sharon Gaudin (2008-02-04). "Intel squeezes 2 billion transistors onto new Itanium chip". Computerworld. Retrieved 2008-02-05.
4. ^ Intel shows off Tukwila, first 2 billion transistor CPU
5. ^ "Intel Changes CPU Road Map". PC World. October 25, 2005.
6. ^ "Intel's Tukwila Confirmed to be Quad Core". 5 May 2006. Archived from the original on 13 January 2009.
7. ^ "Intel's CSI to outperform AMD's Hypertransport". The Register. 12 December 2005.
8. ^ Ng, Jansen (10 February 2009). "Intel Aims for Efficiency With New Server Roadmap". DailyTech. Archived from the original on 13 February 2009. Retrieved 2009-02-10.
9. ^ Intel Server and Workstation Roadmap Image
10. ^ Ashlee Vance (11 July 2008). "IBM's eight-core Power7 chip to clock in at 4.0GHz". The Register.
11. ^ "Intel ahead of schedule with new Xeon server chips". Computerworld. 2009-09-22.

* v
* t
* e

Intel processors

Lists|

* Processors
* Atom
* Celeron
* Pentium
* Pro
* II
* III
* 4
* D
* M
* Core
* 2
* i3
* i5
* i7
* i9
* M
* Xeon
* Quark
* Itanium
* Microarchitectures
* Chipsets

Microarchitectures|

| x86-32 (32-bit)|

* P5
* P6
* P6 variant (Pentium M)
* P6 variant (Enhanced Pentium M)
* NetBurst

|

x86-64 (64-bit)|

* Core
* Penryn
* Nehalem
* Westmere
* Sandy Bridge
* Ivy Bridge
* Haswell
* Broadwell
* Skylake
* Cannon Lake
* Sunny Cove
* Cypress Cove
* Willow Cove
* Golden Cove

x86 ULV|

* Bonnell
* Saltwell
* Silvermont
* Goldmont
* Goldmont Plus
* Tremont
* Gracemont

Current products|

| x86-64 (64-bit)|

* Atom
* Celeron
* Pentium
* Core
* 10th gen
* 11th gen
* 12th gen
* 13th gen
* Xeon

|

Discontinued|

| BCD oriented (4-bit)|

* 4004 (1971)
* 4040 (1974)

|

pre-x86 (8-bit)|

* 8008 (1972)
* 8080 (1974)
* 8085 (1977)

Early x86 (16-bit)|

* 8086 (1978)
* 8088 (1979)
* 80186 (1982)
* 80188 (1982)
* 80286 (1982)

x87 (external FPUs)|

8/16-bit databus
8087 (1980)
16-bit databus
80187
80287
80387SX
32-bit databus
80387DX
80487

IA-32 (32-bit)|

* 80386
* SX
* 376
* EX
* 80486
* SX
* DX2
* DX4
* SL
* RapidCAD
* OverDrive
* A100/A110
* Atom
* CE
* SoC
* Celeron (1998)
* M
* D (2004)
* Pentium
* Original P5
* OverDrive
* Pro
* II
* II OverDrive
* III
* 4
* M
* Dual-Core
* Core
* Xeon
* P6-based
* NetBurst-based
* Core-based
* Quark
* Tolapai

x86-64 (64-bit)|

* Atom
* SoC
* CE
* Celeron
* D
* Dual-Core
* Pentium
* 4
* D
* Extreme Edition
* Dual-Core
* Core
* 2
* 1st gen
* 2nd gen
* 3rd gen
* 4th gen
* 5th gen
* 6th gen
* 7th gen
* 8th gen
* 9th gen
* 10th gen
* 11th gen
* M
* Xeon
* Nehalem-based
* Sandy Bridge-based
* Ivy Bridge-based
* Haswell-based
* Broadwell-based
* Skylake-based

Other|

CISC
iAPX 432
EPIC
Itanium
RISC
i860
i960
StrongARM
XScale

Related|

* Tick–tock model
* Process–architecture–optimization model
* Intel GPUs
* GMA
* Intel HD, UHD, and Iris Graphics
* Xe
* Arc
* PCHs
* SCHs
* ICHs
* PIIXs
* Stratix
* Codenames
* Larrabee

*[v]: View this template
*[t]: Discuss this template
*[e]: Edit this template