Table of Contents Categories
  Encyclosphere.org ENCYCLOREADER
  supported by EncyclosphereKSF

Intel SHA extensions

From HandWiki - Reading time: 2 min
Short description: Extensions to the x86 instruction set architecture

Intel SHA Extensions are a set of extensions to the x86 instruction set architecture which support hardware acceleration of Secure Hash Algorithm (SHA) family. It was introduced in 2013. Instructions for SHA-512 will be introduced in Arrow Lake and Lunar Lake in 2024.

The original SSE-based extensions added four instructions supporting SHA-1 and three for SHA-256. AVX-based versions are also available with a V prefix.

  • SHA-1: SHA1RNDS4, SHA1NEXTE, SHA1MSG1, SHA1MSG2
  • SHA-256: SHA256RNDS2, SHA256MSG1, SHA256MSG2

The AVX-based extensions added three for SHA-512.

  • VSHA512RNDS2, VSHA512MSG1, VSHA512MSG2

x86 architecture processors

Intel

The following Intel processors support the original SHA instruction set:

The following Intel processors will support the newer SHA-512 instruction set:

  • Intel Arrow Lake and Lunar Lake processors.

AMD

Several AMD processors support the original SHA instruction set:

  • AMD Zen (and later) processors.[3]

References

  1. ↑ "Goldmont - Microarchitectures - Intel - WikiChip" (in en). https://en.wikichip.org/wiki/intel/microarchitectures/goldmont. 
  2. ↑ "Ice Lake (client) - Microarchitectures - Intel - WikiChip" (in en). https://en.wikichip.org/wiki/intel/microarchitectures/ice_lake_(client). 
  3. ↑ "Zen - Microarchitectures - AMD - WikiChip" (in en). https://en.wikichip.org/wiki/amd/microarchitectures/zen. 

External links




Retrieved from "https://handwiki.org/wiki/index.php?title=Intel_SHA_extensions&oldid=3433213"
Licensed under CC BY-SA 3.0 | Source: https://handwiki.org/wiki/Intel_SHA_extensions
3 views | Status: cached on September 14 2024 05:06:16
↧ Download this article as ZWI file
Encyclosphere.org EncycloReader is supported by the EncyclosphereKSF