Circuit design language
From Wikipedia - Reading time: 4 min | This article needs additional citations for verification. (August 2023) |
A circuit design language (CDL) is a kind of netlist, a description of an electronic circuit.[1] It is usually automatically generated from a circuit schematic. It is used for electronic circuit simulation and layout versus schematic (LVS) checks. It is similar to SPICE netlists, but with some extensions.
Several vendors such as Cadence Design Systems, Mentor Graphics, and Synopsys support CDL netlists, although their solutions may be proprietary and not readable by competing systems.
References
[edit]- ^ Doman, David (2012). Engineering the CMOS Library: Enhancing Digital Design Kits for Competitive Silicon. John Wiley & Sons. p. 256. ISBN 978-1-118-24304-6.
 | This electronics-related article is a stub. You can help Wikipedia by expanding it. |
This article is licensed under CC BY-SA 3.0.
Original source: https://en.wikipedia.org/wiki/Circuit design language
Status: article is cached
Original source: https://en.wikipedia.org/wiki/Circuit design language
Status: article is cached
EncycloReader
is supported by the 
KSF