The necessities in SOC Design

• SoC in the wikipedia pages (pdf)

• Fabrication in the wikipedia pages (pdf)
• Wafer (pdf)
• Mask (pdf)
• Package (pdf)
• Test (pdf)

• CMOS Fabrication (pdf)

• MOSFET Transistor (pdf)
• CMOS Inverter (pdf)

• Digital Implementation (pdf) - ASIC, FPGA
• Analog Implementation (pdf) - Linear IC, Power IC, RF IC, Mixed Signal IC

• Device R, C (pdf)
• Device Size (pdf)
• Device Delay (pdf)
• Device Power (pdf)

• Spice Simulator
• VLSI CAD tools - Layout, Floorplanning, Placement and Routing, Physical Verification (LVS/DRC/ERC)

• Combinational Designs (pdf)
• Sequential Designs (pdf)
• Subsystem
  • Arithmetic Subsystem (pdf)
  • Memory Array Subsystem (pdf)
  • Logic Array Subsystem

• Gate Area (pdf)
• Gate Delay (pdf)
• Gate Power (pdf)

• Clock
• PLL & DLL
• I/O

• Spice

• Combinational Designs (pdf)
• Sequential Designs (pdf)
• Subsystem
  • Arithmetic Subsystem (pdf)
  • Memory Array Subsystem (pdf)
  • Logic Array Subsystem

• Gate Count
• Path Delay (pdf)
• Switch Activity (pdf)

• Static Timing Analysis
• Scan and Boundary Scan Cells
• Formal Verification

• Verilog
• VHDL
• Static Timing Analysis
• Formal Verification

• Register (pdf)
• FSM (pdf)
• One Hot Controller
• Pipeline (pdf)

• Estimation of
  • Gate Count
  • Critical Path
  • Power
• Latency
• Throughput

• Partitioning and Coding Style
• Constraining Designs
• Optimizing Designs
• Design for Test (DFT)
• Pre-layout & Post-layout Simulation

• Verilog
• VHDL
• Logic Synthesis

• (Instruction Set)
• (Data Path)
• (Control Path)

• Processors (pdf)
• Memories (pdf)

- Cache Memory

Readings (pdf)

Cache Note (pdf)

See also Content Addressable Memory (pdf), Address Partition (pdf), Cache Mapping (pdf)

- Virtual Memory

Readings (pdf)

- DRAM

Readings (pdf)

See also RAM Structure (pdf), RAM Timing (pdf), FPGA RAM (pdf)

• Interconnecting Buses

- AMBA AHB & APB

Readings (pdf)

• CISC, RISC, VLIW, Dataflow (1.pdf)
• CPU, DSP, GPU, NPU (2.pdf)
• MCU, ASIP, TTA (3.pdf)

• Memory Hierarchy
• Storage and I/O
• Instruction Level Parallelism
• Data Level Parallelism
• Thread Level Parallelism

• ADL (Architecture Design Language)

- LISA, EXPRESSION, nML, ArchC

• SystemC TLM (Transaction Level Modeling)

• IP : OCP-IP, OpenCore

• Embedded System
• MPSOC
• NoC

• Transaction Level Modeling
• Hardware Software Partition
• Hardware Software Co-simulation
• Integration of Hardware IP Blocks
• Integration of Software IP Modules
• FPGA Based Emulation Platform

• High-Level Synthesis
• HVL (High-Level Verification Language)

- SystemC Verifcation (SCV) (See "SystemC programming in plain view")

- SystemVerilog

• Mixed Signal

- VHDL-AMS

- Verilog-AMS

- SystemC-AMS

• HW/SW Implementation Overview (pdf)

Implementation in Hardware

• RTL Design Examples (pdf)
• Gate Level Design Examples (pdf)
• Transistor Level Design Examples (pdf)

Implementation in Software

• SW Implementation Without an OS (Bare Machine)

- Overview (pdf)

- Micro-controller Programming (pdf)

• SW Implementation with an RTOS (pdf)

• Logic Synthesis
• Logic Simulation
• Logic Timing Verification
• Logic Power Verification
• Test Synthesis
• Test Verification
• Testbench
• Code Coverage
• Equivalence Check
• Timing Verification
• Design Constraint
• STA (Static Timing Analysis)
• Scan Chain
• Back Annotation
• ATPG (Automatic Test Pattern Generation)

• See also SoC Design and Modelling Greave's Tutorial
  

• Floorplanning
• Placement
• Routing
• Power Network
• Clock Distribution
• Physical Verification
• DRC (Design Rule Check)
• DV (Design Verification)
• GV (Geometry Verification)
• LVS (Layout Versus Schematic)
• SV (Schematic Verification)

• Design For Test
• ATPG (Automatic Test Pattern Generation)
• Analog and Mixed Signal Test
• JTAG (Joint Test Action Group) IEEE 1149.1
• Embedded Core Test IEEE 5000

test access mechanisms (TAMs)

Core test language (CTL)

• Assertion Based Verification
• Transaction Level Models
• Formal Property Verification

• Some useful links in VLSI design (1.pdf, 2.pdf)
• SystemC Projects (1.pdf) updated
• SystemC Installation Guide (pdf)
• OpenRISC ISS or1ksim Installation Guide (pdf)

• HW#1 (pdf)
• HW#2 (pdf)
• HW#3 (pdf)
• HW#4 (pdf)
• HW#6 (pdf)
• HW#7 (pdf) - Pipeline Burst EDO DRAM
• finallist (pdf)

go to [ Electrical_&_Computer_Engineering_Studies ]

• The necessities in Digital Design ‎
• The necessities in Computer Design ‎
• The necessities in Computer Architecture ‎
• The necessities in Computer Organization ‎

• Understanding VLSI Design

• VHDL programming in plain view"
• SystemC programming in plain view"

asic-world.com

For ASIC design flow, See
ASIC design flow (lth.edu)

For Tiny CPU, See
Tiny CPU

For general buses, See
PCI bus
general buses
old buses

For AMBA, See
Embedded Processor & AMBA
AMBA overview

For DDR, See
DDR overview
DDR

For UART, See
UART Overview
ARM UART Notes

For DMA, See
DMA OVerview
DMA & IO
DMA & OS

For Embedded Programming, See
Embedded Programming
Discovering STM32 microcontroller
For TLM, See
TLM Overview
TLM
TLM & AMBA

For the final, Computer Arch
VHDL Primer (upenn.edu)
ASIC design flow (lth.edu)
Tiny CPU
Memory
DRAM
GPIO, UART, DMA, Int/Poll
UART Overview
GPIO Programming
AMBA Bus
ARM
TLM
TLM