Zet is a clone x86 architecture microprocessor that is machine code–compatible with x86 processors, developed as an effort to make an open-hardware CPU.
The hardware design can be synthesized in a configurable device such an FPGA, CPLD, or on a custom ASIC, and is considered to be an SoC.[1]
As of now, the project only supports 16-bit, and is able to run DOS-compatible or Windows 3.x operating systems.
There has been no activity on the Zet project since 2013.[citation needed]
References
- ↑ "Zet - The x86 (IA-32) open implementation". http://opencores.org/project,zet86.
External links
- Zet Processor
- zet86 at OpenCores
- [1]
Programmable logic |
|---|
| Concepts |
- ASIC
- SoC
- FPGA
- CPLD
- EPLD
- PLA
- PAL
- GAL
- PSoC
- Reconfigurable computing
- Soft microprocessor
- Circuit underutilization
- High-level synthesis
- Hardware acceleration
|
|---|
| Languages |
- Verilog
- VHDL
- SystemVerilog
- SystemC
- AHDL
- Handel-C
- PSL
- UPF
- PALASM
- ABEL
- CUPL
- OpenVera
- C to HDL
- Flow to HDL
- MyHDL
- JHDL
- ELLA
|
|---|
| Companies |
- Accellera
- Actel
- Achronix
- AMD
- Aldec
- Atmel
- Cadence
- Cypress
- Duolog
- Forte
- Intel
- Lattice
- National
- Mentor Graphics
- Microsemi
- Signetics
- Synopsys
- Texas Instruments
- Tabula
- Xilinx
|
|---|
| Products | | Hardware | |
|---|
| Software |
- Intel Quartus Prime
- Xilinx ISE
- Xilinx Vivado
- ModelSim
- VTR
- Simulators
|
|---|
| IP | | Proprietary |
- ARC
- ARM Cortex-M
- LEON
- LatticeMico8
- MicroBlaze
- PicoBlaze
- Nios
- Nios II
|
|---|
| Open-source |
- JOP
- LatticeMico32
- OpenCores
- OpenRISC
- RISC-V
- Zet
|
|---|
|
|---|
|
|---|
 | Original source: https://en.wikipedia.org/wiki/Zet (hardware). Read more |